产品详情

Resolution (Bits) 10 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 200 Features Low Power Rating Automotive Interpolation 1x Power consumption (typ) (mW) 170 SFDR (dB) 76 Architecture Current Source Operating temperature range (°C) -40 to 125 Reference type Ext, Int
Resolution (Bits) 10 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 200 Features Low Power Rating Automotive Interpolation 1x Power consumption (typ) (mW) 170 SFDR (dB) 76 Architecture Current Source Operating temperature range (°C) -40 to 125 Reference type Ext, Int
TSSOP (PW) 28 62.08 mm² 9.7 x 6.4
  • Qualified for Automotive Applications
  • Single +5V OR +3V Operation
  • High SFDR: 5MHz Output at 100MSPS: 68dBc
  • Low Glitch: 3pV-s
  • Low Power: 170mW at +5V
  • Internal Reference: Optional External Reference
    Adjustable Full-Scale Range Multiplying Option
  • Latch-Up Performance Meets 100 mA
    Per JESD 78, Class I
  • APPLICATIONS
    • Communication Transmit Channels
      • WLL, Cellular Base Station
      • Digital Microwave Links
      • Cable Modems
    • Waveform Generation
      • Direct Digital Synthesis (DDS)
      • Arbitrary Waveform Generation (ARB)
    • Medical/Ultrasound
    • High-Speed Instrumentation and Control
    • Video, Digital TV

  • Qualified for Automotive Applications
  • Single +5V OR +3V Operation
  • High SFDR: 5MHz Output at 100MSPS: 68dBc
  • Low Glitch: 3pV-s
  • Low Power: 170mW at +5V
  • Internal Reference: Optional External Reference
    Adjustable Full-Scale Range Multiplying Option
  • Latch-Up Performance Meets 100 mA
    Per JESD 78, Class I
  • APPLICATIONS
    • Communication Transmit Channels
      • WLL, Cellular Base Station
      • Digital Microwave Links
      • Cable Modems
    • Waveform Generation
      • Direct Digital Synthesis (DDS)
      • Arbitrary Waveform Generation (ARB)
    • Medical/Ultrasound
    • High-Speed Instrumentation and Control
    • Video, Digital TV

The DAC900 is a high-speed, Digital-to-Analog Converter (DAC) offering a 10-bit resolution option within the SpeedPlus family of high-performance converters. Featuring pin compatibility among family members, the DAC908, DAC902, and DAC904 provide a component selection option to an 8-, 12-, and 14-bit resolution, respectively. All models within this family of DACs support update rates in excess of 165MSPS with excellent dynamic performance, and are especially suited to fulfill the demands of a variety of applications.

The advanced segmentation architecture of the DAC900 is optimized to provide a high Spurious-Free Dynamic Range (SFDR) for single-tone, as well as for multi-tone signals—essential when used for the transmit signal path of communication systems.

The DAC900 has a high impedance (200k) current output with a nominal range of 20mA and an output compliance of up to 1.25V. The differential outputs allow for both a differential or singleended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer.

Utilizing a small geometry CMOS process, the monolithic DAC900 can be operated on a wide, single-supply range of +2.7V to +5.5V. Its low power consumption allows for use in portable and battery operated systems. Further optimization can be realized by lowering the output current with the adjustable full-scale option.

For noncontinuous operation of the DAC900, a power-down mode results in only 45mW of standby power.

The DAC900 comes with an integrated 1.24V bandgap reference and edge-triggered input latches, offering a complete converter solution. Both +3V and +5V CMOS logic families can be interfaced to the DAC900.

The reference structure of the DAC900 allows for additional flexibility by utilizing the on-chip reference, or applying an external reference. The full-scale output current can be adjusted over a span of 2mA to 20mA, with one external resistor, while maintaining the specified dynamic performance.

The DAC900 is available in a TSSOP-28 (PW) package.

The DAC900 is a high-speed, Digital-to-Analog Converter (DAC) offering a 10-bit resolution option within the SpeedPlus family of high-performance converters. Featuring pin compatibility among family members, the DAC908, DAC902, and DAC904 provide a component selection option to an 8-, 12-, and 14-bit resolution, respectively. All models within this family of DACs support update rates in excess of 165MSPS with excellent dynamic performance, and are especially suited to fulfill the demands of a variety of applications.

The advanced segmentation architecture of the DAC900 is optimized to provide a high Spurious-Free Dynamic Range (SFDR) for single-tone, as well as for multi-tone signals—essential when used for the transmit signal path of communication systems.

The DAC900 has a high impedance (200k) current output with a nominal range of 20mA and an output compliance of up to 1.25V. The differential outputs allow for both a differential or singleended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer.

Utilizing a small geometry CMOS process, the monolithic DAC900 can be operated on a wide, single-supply range of +2.7V to +5.5V. Its low power consumption allows for use in portable and battery operated systems. Further optimization can be realized by lowering the output current with the adjustable full-scale option.

For noncontinuous operation of the DAC900, a power-down mode results in only 45mW of standby power.

The DAC900 comes with an integrated 1.24V bandgap reference and edge-triggered input latches, offering a complete converter solution. Both +3V and +5V CMOS logic families can be interfaced to the DAC900.

The reference structure of the DAC900 allows for additional flexibility by utilizing the on-chip reference, or applying an external reference. The full-scale output current can be adjusted over a span of 2mA to 20mA, with one external resistor, while maintaining the specified dynamic performance.

The DAC900 is available in a TSSOP-28 (PW) package.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 4
类型 标题 下载最新的英语版本 日期
* 数据表 DAC900-Q1 10-Bit 165-MSPS Digital-to-Analog Converter 数据表 2010年 6月 11日
应用手册 High Speed, Digital-to-Analog Converters Basics (Rev. A) 2012年 10月 23日
应用手册 所选封装材料的热学和电学性质 2008年 10月 16日
应用手册 高速数据转换 英语版 2008年 10月 16日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
TSSOP (PW) 28 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频