







ZHCS352D - AUGUST 2011 - REVISED APRIL 2021



TCA9509 电平转换 I²C 和 SMBUS 总线中继器

1 特性

- 双通道双向缓冲器
- 与 I²C 总线和 SMBus 兼容
- B侧的工作电源电压范围为 2.7V 至 5.5V
- A侧的工作电源电压范围为 0.9V 至 5.5V
- 从 0.9V 至 5.5V 和 2.7V 至 5.5V 的 电压电平转换
- 高电平有效中继器使能输入
- 低电压端口A上 无需使用外部上拉电阻器
- 漏极开路 I²C I/O
- 5.5V 耐压 I²C 和使能输入支持混合模式信号操作
- 无闭锁操作
- 适应标准模式和快速模式 I2C 器件和多个控制器
- 支持中继器上的仲裁及时钟延伸
- 断电高阻抗 I²C 总线引脚
- 支持 400kHz 快速 I²C 总线运行速度
- 可采用
 - 1.6mm × 1.6mm、0.4mm 高度、0.5mm 间距 QFN 封装
 - 3mm×3mm业界通用 MSOP 封装
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 1000V 带电器件模型 (C101)

2 应用

- 服务器
- 路由器(电信交换设备)
- 工业设备
- 产品包含多个 I²C 目标和/或长 PCB 布线

3 说明

TCA9509 是一款适用于 I2C/SMBus 系统的 I2C 总线/ SMBus 中继器。此器件还可在混合模式应用中提供低 电压(低至 0.9V)和较高电压(2.7V 至 5.5V)间的双 向电压电平转换(上行转换/下行转换)。电平转换期 间,这个器件在不损失系统性能的情况下可扩展 I²C 和 相似的总线系统。


TCA9509 可缓冲 I²C 总线上的串行数据 (SDA) 和串行 时钟 (SCL) 信号,因此支持 B 侧 400pF 的总线电容。 这款器件也可用于将总线隔离为电压和电容两部分。

TCA9509 具有两类驱动器: A 侧驱动器和 B 侧驱动 器。所有输入和 B 侧 I/O 都能够承受 5.5V 的过压。当 器件未通电时(VCCB和/或 VCCA = 0V), A侧I/O 也能承受 5.5V 的过压。

器件信息(1)

器件型号	封装	封装尺寸(标称值)		
TCA9509	VSSOP (8)	3.00mm × 3.00mm		
TCA9309	X2QFN (8)	1.60mm x 1.60mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



Table of Contents

1 特性	. 1 9.2 Functional Block Diagram	10
2 应用	. 1 9.3 Feature Description	
3 说明	. 1 9.4 Device Functional Modes	
4 Revision History	2 10 Application and Implementation	
5 Description (continued)	3 10.1 Application Information	
6 Pin Configuration and Functions	4 10.2 Typical Application	
7 Specifications	.5 11 Power Supply Recommendations	
7.1 Absolute Maximum Ratings	. 5 12 Layout	
7.2 ESD Ratings	12.1 Layout Guidelines	
7.3 Recommended Operating Conditions	12.2 Layout Example	
7.4 Thermal Information	13 Device and Documentation Support	
7.5 Electrical Characteristics		
7.6 Timing Requirements		
7.7 I ² C Interface Timing Requirements		
8 Parameter Measurement Information		
9 Detailed Description		17
9.1 Overview		
4 Revision History		
注:以前版本的页码可能与当前版本的页码不同		
Changes from Revision C (December 2017) to Re	evision D (April 2021)	Page
• 将数据表中的术语主站和从站更改为控制器和目标	· 尔	1
Changed I _{CC} Quiescent supply current for V _{CCB} N		
0.9 mA to 0.5 mA in the <i>Electrical Characteristics</i>		
Changed text From: "Multiple B-sides of TCA9509	9 s" 10: "Multiple B-sides of TCA9509"	13
Changes from Revision B (January 2012) to Revis	sion C (December 2017)	Page
• 添加了 ESD 等级表、特性说明 部分、器件功能核	<i>莫式、应用和实施</i> 部分、 <i>电源相关建议</i> 部分、	
件和文档支持部分以及机械、封装和可订购信息		
Added junction temperature to the <i>Absolute Maxil</i>		
Changed thermal information for RVH and DGK p		
- Changed V_{ILC} , added Test Conditions with new M		
 Updated Bus A (0.9-V to 5.5-V Bus) Waveform 		7
Updated Bus B (2.7-V to 5.5-V Bus) Waveform		7
Changes from Revision A (October 2011) to Revis	sion B (January 2012)	Page
• 向数据表添加了 DGK 封装和封装信息		1
Changes from Revision * (August 2011) to Revision	on A (October 2011)	Page
• 将文档中多个实例的 V _{CCA} 工作电压下限更正为 0.	.9V	1
• 更改了"特性"B侧的"工作电源电压范围"值错		

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

5 Description (continued)

The bus port B drivers are compliant with SMBus I/O levels, while the A-side uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. The A-side uses a 1 mA current source for pull-up and a 200 $\,^{\Omega}$ pull-down driver. This results in a LOW on the A-side accommodating smaller voltage swings. The output pull-down on the A-side internal buffer LOW is set for approximately 0.2 V, while the input threshold of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When the A-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the B-side drives a hard LOW and the input level is set at 0.3 of SMBus or I²C-bus voltage level which enables B side to connect to any other I²C-bus devices or buffer.

The TCA9509 drivers are not enabled unless V_{CCA} is above 0.8 V and V_{CCB} is above 2.5 V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.



6 Pin Configuration and Functions




图 6-1. RVH Package, 8-Pin X2QFN, Top View




图 6-2. DGK Package, 8-Pin VSSOP, Top View

PIN I/O **DESCRIPTION** NAME NO. V_{CCA} 1 Supply A-side supply voltage (0.9 V to 5.5 V) 2 I/O **SCLA** Serial clock bus, A side. SDAA I/O 3 Serial data bus, A side. GND 4 Supply Supply ground ΕN 5 Input Active-high repeater enable input SDAB 6 I/O Serial data bus, B side. Connect to V_{CCB} through a pull-up resistor. **SCLB** 7 I/O Serial clock bus, B side. Connect to V_{CCB} through a pull-up resistor. 8 Supply B-side and device supply voltage (2.7 V to 5.5 V) V_{CCB} Thermal Attach Pad is not electrically connected and it is recommended to be attached to Thermal Attach Pad GND for best thermal performance. This is for the RVH package only.

表 6-1. Pin Functions

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCB}	Supply voltage		- 0.5	6	V
V_{CCA}	Supply voltage		- 0.5	6	V
VI	Enable input voltage ⁽²⁾	- 0.5	6	V	
V _{I/O}	I ² C bus voltage ⁽²⁾	- 0.5	6	V	
I _{IK}	Input clamp current	V ₁ < 0		- 20	A
I _{OK}	Output clamp current	V _O < 0		- 20	mA
P _d	Max power dissipation		100	mW	
TJ	Junction temperature			125	°C
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Lectrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD) discharge	^{O)} discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CCA}	Supply voltage, A-side bus		0.9 ⁽¹⁾	5.5	V
V _{CCB}	Supply voltage, B-side bus		2.7	5.5	V
V _{IH}		SDAA, SCLA	0.7 × V _{CCA}	V _{CCA}	
	High-level input voltage	SDAB, SCLB	0.7 × V _{CCB}	5.5	V
		EN	0.7 × V _{CCA}	5.5	
		SDAA, SCLA	- 0.5	0.3	
V _{IL}	Low-level input voltage	SDAB, SCLB	- 0.5	0.3 × V _{CCB}	V
		EN	- 0.5	0.3 × V _{CCA}	
	Low level output ourrent	SDAA, SCLA		10	μA
I _{OL}	Low-level output current	SDAB, SCLB		6	mA
T _A	Operating free-air temperature		- 40	85	°C

(1) Low-level supply voltage

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		TCA9509			
	THERMAL METRIC ⁽¹⁾	RVH (X2QFN)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
R ₀ JA	Junction-to-ambient thermal resistance ⁽²⁾	160.3	222.9	°C/W	
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	66.4	109.5	°C/W	
R ₀ JB	Junction-to-board thermal resistance	115.9	144.5	°C/W	
ΨJT	Junction-to-top characterization parameter	0.8	34.5	°C/W	
^ψ ЈВ	Junction-to-board characterization parameter	116.2	142.7	°C/W	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	80.5	n/a	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 V_{CCB} = 2.7 V to 5.5 V, V_{CCA} = 0.9 V to (V_{CCB} -1), T_A = $-40^{\circ}C$ to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IK}	Input clamp voltage		I _I = - 18 mA	- 1.5		- 0.5	V	
V _{OL}	Low-level output voltage	SDAA, SCLA	$I_{OL} = 10 \mu A,$ $V_{ILA} = V_{ILB} = 0 V,$ $V_{CCA} = 0.9 \text{ to } 1.2 \text{ V}$		0.18	0.25	V	
	Low-level output voltage	SDAA, SCLA	$\begin{split} I_{OL} &= 20 \ \mu A, \\ V_{ILA} &= V_{ILB} = 0 \ V, \\ 1.2V &< V_{CCA} \leqslant (V_{CCB} - 1 V) \end{split}$		0.2	0.3	V	
V _{OL} - V _{ILc}	Low-level input voltage below low-level output voltage	SDAA, SCLA			50		mV	
V _{ILc}	SDA and SCL low-level input	SDAA, SCLA	$V_{CCA} \geqslant$ 1.5 V and $V_{CCB} \geqslant$ 3.15 V	110	150		mV	
	voltage contention	SDAA, SCLA	V _{CCA} < 1.5 V or V _{CCB} < 3.15 V	50	100		IIIV	
V _{OLB}	Low-level output voltage	SDAB, SCLB	I _{OL} = 6 mA	-	0.1	0.2	V	
	Quiescent supply current for V		All port A Static high	0.25	0.45	0.9	mA	
I _{CC}	Quiescent supply current for V	CCA	All port A Static low	1.25			ША	
I _{CC}	Quiescent supply current for Vo	ССВ	All port B Static high	0.2	0.5	1.1	mA	
		SDAB, SCLB	V _I = V _{CCB}			±1		
		SDAB, SCLB	V _I = 0.2 V			10	1	
1	Input leakage current	SDAA, SCLA	V _I = V _{CCA}			±1	^	
l _l	iliput leakage culterit	SDAA, SCLA	V _I = 0.2 V			10	μА	
		EN	V _I = V _{CCB}	V _I = V _{CCB}		±1		
		LIV	V _I = 0.2 V		,	- 10		
Lea	High-level output leakage	SDAB, SCLB	V _O = 3.6 V			10	μА	
I _{OH}	current	SDAA, SCLA	V0 - 3.0 V	-	,	10	μА	
C _{IOA}	I/O capacitance of A-side	SCLA, SDAA	V _I = 0 V	-	6.5	7	pF	
C _{IOB}	I/O capacitance of B-side	SCLB, SDAB	V _I = 0 V	5.5		6.2	pF	

Product Folder Links: TCA9509

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
t _{su}	Setup time, EN high before Start condition ⁽¹⁾	100		ns
t _h	Hold time, EN high after Stop condition ⁽¹⁾	100		ns

⁽¹⁾ EN should change state only when the global bus and the repeater port are in an idle state.

7.7 I²C Interface Timing Requirements

 $T_A = -40$ °C to 85°C (unless otherwise noted)

			V _{CCA} (INPUT)	V _{CCB} (OUTPUT)	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PHL}	Propagation delay	port A to port B	1.9 V	5 V	EN High	123.1	127.2	132.8	ns
		port B to port A	1.9 V	5 V	EN HIGH	88.1	88.8	89.8	115
t _{PLH}	Propagation delay	port A to port B	101/	5.V	EN High	122.6	125.7	131.7	
	Propagation delay	port B to port A	1.9 V 5 V		EN HIGH	123	124.1	126.9	ns
. .	port A	1.9 V	5 V	EN High	40.1	40.9	41.9		
t _{rise}	Transition time	port B	1.9 V	3 V	Livingii	57.3	57.5	58.4	ns
	Transition time	port A	1.9 V	5 V	EN High	14.5	16.4	17.9	
t _{fall}		port B	1.9 V	5 V	EN HIGH	18.7	19.4	20.2	ns
t _{PLH2}	Propagation delay 50% of initial low on Port A to 1.5 V on Port B	port A to port B	1.9 V	5 V		176	177.3	178	ns
f _{MAX}	Maximum switching frequency					400			KHz

(1) Typical values were measured with $V_{CCA} = V_{CCB} = 2.7 \text{ V}$ at $T_A = 25 ^{\circ}\text{C}$, unless otherwise noted.




图 7-1. Bus A (0.9-V to 5.5-V Bus) Waveform








图 7-2. Bus B (2.7-V to 5.5-V Bus) Waveform



8 Parameter Measurement Information



PIN	CL
SCLA, SDAA (A-side)	50 pF
SDAB, SCLB (B-side)	50 pF



- A. R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- B. C_L includes probe and jig capacitance.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

图 8-1. Test Circuit and Voltage Waveforms

9 Detailed Description


9.1 Overview

This TCA9509 integrated circuit is an I^2C bus/SMBus Repeater for use in I^2C /SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I^2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I²C bus, thus allowing 400-pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/O's are overvoltage tolerant to 5.5 V. The A-side I/O's are overvoltage tolerant to 5.5 V when the device is unpowered ($V_{\rm CCB}$ and/or $V_{\rm CCA}$ = 0V).

9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Two-Channel Bidirectional Buffer

The TCA9509 is a two-channel bidirectional buffer with level-shifting capabilities, featuring an integrated current source on the A-side.

9.3.2 Integrated A-Side Current Source

The A-side ports of the TCA9509 feature an integrated 1 mA current source, eliminating the need for external pull-up resistors on SDAA and SCLA.

9.3.3 Standard Mode and Fast Mode Support

The TCA9509 supports standard mode as well as fast mode I²C. The maximum system operating frequency will depend on system design and delays added by the repeater.

9.4 Device Functional Modes

表 9-1 lists the functional modes for the TCA9509.

表 9-1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDAA = SDAB SCLA = SCLB

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TCA9509 is 5-V tolerant, so it does not require any additional circuitry to translate between 0.9-V to 5.5-V bus voltages and 2.7-V to 5.5-V bus voltages.

When the B-side of the TCA9509 is pulled low by a driver on the I^2C bus and the falling edge goes below 0.3 V_{CCB} , it causes the internal driver on the A-side to turn on, causing the A-side to pull down to about 0.2 V_{CCB} . When the A-side of the TCA9509 falls, a comparator detects the falling edge and causes the internal driver on the B-side to turn on and pull the B-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to 7-1. If the bus controller in 10-1 were to write to the target through the TCA9509, waveforms shown in 7-2 would be observed on the B bus. This looks like a normal 10-1 bus transmission, except that the high level may be as low as 0.9 V_{CCB} , and the turn on and turn off of the acknowledge signals are slightly delayed.

On the A-side bus of the TCA9509, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the TCA9509. After the eighth clock pulse, the data line is pulled to the V_{OL} of the controller device, which is close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the TCA9509 for a short delay, while the B-bus side rises above 0.3 V_{CCB} and then continues high. It is important to note that any arbitration or clock stretching events require that the low level on the A-bus side at the input of the TCA9509 (V_{IL}) be at or below V_{ILC} to be recognized by the TCA9509 and then transmitted to the B-bus side.

10.2 Typical Application




图 10-1. Typical Application, A-side Connected to controller

10.2.1 Design Requirements

A typical application is shown in \boxtimes 10-1. In this example, the system controller is running on a 1.2-V I²C bus, and the target is connected to a 3.3-V bus. Both buses run at 400 kHz. Controller devices can be placed on either bus. For the level translating application, the following should be true: $V_{CCA} \le (V_{CCB} - 1 \text{ V})$

- V_{CCA} = 0.9 V to 5.5 V
- V_{CCB} = 2.7 to 5.5 V
- · A-side ports must not be connected together

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Pullup resistors should not be placed on the A-side ports

10.2.2 Detailed Design Procedure

10.2.2.1 Clock Stretching Support

The TCA9509 can support clock stretching, but care needs to be taken to minimize the overshoot voltage presented during the hand-off between the target and controller. This is best done by increasing the pull-up resistor value on B-side ports.

10.2.2.2 V_{ILC} and Pulldown Strength Requirements

For the TCA9509 to function correctly, all devices on the A-side must be able to pull the A-side below the voltage input low contention level (V_{ILC}). This means that the V_{OL} of any device on the A-side must be below V_{ILC} min.

The V_{OL} can be adjusted by changing the I_{OL} through the device which is set by the pull-up resistance value. The pull-up resistance on the A-side must be carefully selected to ensure that the logic levels will be transferred correctly to the B-side.




图 10-2. Typical Star Application

Multiple B-sides of TCA9509 can be connected in a star configuration, allowing all nodes to communicate with each other. The A-sides should not be connected together when used in a star/parallel configuration.






图 10-3. Typical Series Application, Two B-Sides Connected Together




图 10-4. Typical Series Application, A-side Connected to B-Side

To further extend the I^2C bus for long traces/cables, multiple TCA9509 devices can be connected in series as long as the A-side is connected to the B-side and $V_{CCA} \le (V_{CCB} - 1 \text{ V})$ must also be met. Series connections can also be made by connecting both B-sides together while following power supply rule $V_{CCA} \le (V_{CCB} - 1 \text{ V})$. I^2C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.

11 Power Supply Recommendations

 V_{CCB} and V_{CCA} can be applied in any sequence at power up. The TCA9509 includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2.5 V and the V_{CCA} is above 0.8 V. After power up and with the EN high, a low level on the B-side (below $0.3 \times V_{CCB}$) turns the corresponding A-side driver (either SDA or SCL) on and drives the A-side down to approximately 0.2 V. When the B-side rises above $0.3 \times V_{CCB}$, the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. When the A-side falls first and goes below $0.3 \times V_{CCA}$, the B-side driver is turned on and the B-side pulls down to 0 V. The A-side pull-down is not enabled unless the A-side voltage goes below 0.4 V. If the A-side low voltage does not go below 0.5 V, the B-side driver turns off when the A-side voltage is above $0.7 \times V_{CCA}$. If the A-side low voltage goes below 0.4 V, the A-side pull-down driver is enabled, and the A-side is able to rise to only 0.5 V until the B-side rises above $0.3 \times V_{CCB}$.

A 100 nF a decoupling capacitor should be placed as close to the V_{CCA} and V_{CCB} pins in order to provide proper filtering of supply noise.



12 Layout

12.1 Layout Guidelines

There are no special layout procedures required for the TCA9509.

It is recommended that the decoupling capacitors be placed as close to the VCC pins as possible.

12.2 Layout Example




图 12-1. Example Layout

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



13 Device and Documentation Support

13.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.5 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 1-Nov-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA9509DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 85	(7KO, 7KQ)	Samples
TCA9509MRVHR	ACTIVE	X2QFN	RVH	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	7K	Samples
TCA9509RVHR	ACTIVE	X2QFN	RVH	8	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	7K	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2022


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Apr-2024

TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9509MRVHR	X2QFN	RVH	8	5000	180.0	8.4	1.8	1.8	0.5	4.0	8.0	Q1
TCA9509RVHR	X2QFN	RVH	8	5000	180.0	8.4	1.8	1.8	0.5	4.0	8.0	Q3

www.ti.com 13-Apr-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9509MRVHR	X2QFN	RVH	8	5000	183.0	183.0	20.0
TCA9509RVHR	X2QFN	RVH	8	5000	202.0	201.0	28.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Exposed tie bars may vary in size and location.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司