针对每个灯串具有独立脉宽调制 (PWM) 亮度调节的 6 灯串 400mA 白光发光二极管 (WLED)

查询样品: TPS61196

特性

- **8V** 至 **30V** 输入电压
- 高达 **120V** 输出电压
- **100kHz** 至 **800kHz** 可编程开关频率
- 针对 **LED** 电压的自适应升压输出
- 六个灌电流，针对每个灯串的 **200mA** 持续输出 **/ 400mA** 脉冲输出
- 灯串之间 **±1.5%** 的电流匹配
- 分辨率高达 **5000:1** 的高精度 **PWM** 亮度调节
- 在输出和每个灌电流上的可编程过压阀值
- 在具有可调滞后的输入上的可编程欠压阀值
- 与亮度调节占空比无关的可调软启动时间
- 内置 **LED** 开路**/**短路保护
- 内置肖特基二极管开路**/**短路保护
- 内置 **ISET** 短路保护
- 内置 **IFB** 短路保护
- 过热保护
- 带有 **PowerPAD** 的 **28L** 散热薄型小外形尺寸 **(HTSSOP)** 封装

应用范围

- 液晶电视 **(LCD TV)** 背光
- 扫描模式 **LCD TV** 背光

说明

TPS61196 提供针对 LCD TV 背光的高集成解决方案，此解决方案具有针对每个灯串的独立 PWM 亮度调节。 这个器件是一个电流模式升压控制器，此控制器能够驱动多达六个由多个 LED 串联组成的 WLED 灯串。 每个灯串具有一个独立电流稳压器，此稳压器提供 50mA 至 400mA 范围内可调的 LED 电流（匹配精度 ±1.5%）。 灌电流上的最小电压可在 0.3V 至 1.0V 之间的范围内进行设定以符合不同的 LED 电流设置。 TPS61196 的输入电压范围介于 8V 至 30V 之间。

TPS61196 自动调节升压控制器的输出电压以只提供 LED 灯串所需的电压，即正向最大压降加上那个灯串的 IFB 引脚上的所需最小电压，从而优化驱动器的效率。 通过一个外部电阻器，可将它的开关频率设定在 100kHz 至 800kHz 之间。

TPS61196 支持直接 PWM 亮度调节。 每个灯串有一个独立的 PWM 控制输入。 PWM 亮度调节期间，LED 电流在频率和占空比上（由外部 PWM 信号确定）被接通和关闭。 PWM 频率范围介于 90kHz 至 22kHz 之间。

TPS61196 集成有过流保护、输出短路保护、ISET 对地短路保护、二极管开路和短路保护、LED 开路和短路保护，以及过温关断电路。 此外，TPS61196 能够检测 IFB 引脚对地短路以保护 LED 灯串。 此器件还提供可编程输入欠压闭锁阀值和输出过压保护阀值。

TPS61196 有一个内置的线性稳压器，此稳压器将输入电压降压至 VDD 电压来为内部电路供电。 一个在内部执行的软启动电路与一个外部电容器一起工作来调节软启动时间以大大减少升压转换器启动期间的涌入电流。 此器件采用具有 PowerPAD 的 28 引脚 HTSSOP 封装，从而提供了良好的散热性能。

简化的电路原理图



图 **1. TPS61196** 的典型应用

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T_A	PACKAGE	ORDERING PART NUMBER	TOP MARK
-40°C to 85°C	28-Pin HTSSOP	TPS61196PWPR	TPS61196

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	
Voltage range(2)	Pin VIN	–0.3	33	V
	Pin FAULT	–0.3	VIN	
	Pin IFB1 to IFB6	–0.3	40	
	Pin FBP, ISET, ISNS, IFBV	–0.3	3.3	
	Pin EN, PWM1 to PWM6	–0.3	20	
	Pin GDRV	–0.3	7.0	
	Pin GDRV 10ns transient	–2.0	9.0	
	All other pins	–0.3	7.0	
ESD rating	HBM		2	kV
	MM		200	V
	CDM		1	kV
Continuous power dissipation		See Thermal Information Table		
Operating junction temperature range		–40	150	°C
Storage temperature range		–65	150	°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal

THERMAL INFORMATION

THERMAL METRIC(1)		TPS61196	UNITS
		PWP (28 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance	33.8	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	18.8	
θ_{JB}	Junction-to-board thermal resistance	15.6	
ψ_{JT}	Junction-to-top characterization parameter	0.6	
ψ_{JB}	Junction-to-board characterization parameter	15.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.5	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS(1)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage range	8		30	V
V_{OUT}	Output voltage range	V_{IN}		120	V
L_1	Inductor	10		100	µH
C_{IN}	Input capacitor	10			µF
C_{OUT}	Output capacitor	22		220	µF
f_{SW}	Boost regulator switching frequency	100		800	kHz
f_{DIM}	PWM dimming frequency	0.09		22	kHz
T_A	Operating ambient temperature	–40		85	°C
T_J	Operating junction temperature	–40		125	°C

(1) Customers need to verify the component value in their application if the values are different from the recommended values.

ELECTRICAL CHARACTERISTICS

V_{IN}= 24V, T_A = –40°C to 85°C, typical values are at T_A = 25°C, C1 = 10µF, C2 = 2.2µF, C3 = 1.0µF, EC1 = EC2 = 100µF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{IN}	Input voltage range		8		30	V
V_{VIN_UVLO}	Under voltage lockout threshold	V_{IN} falling		6.5	7.0	V
V_{VIN_HYS}	VIN UVLO hysteresis			300		mV
I_{q_VIN}	Operating quiescent current into VIN	Device enabled, no switching, V_{IN} = 30 V			2.0	mA
I_{SD}	Shutdown current	V_{IN} = 12 V, V_{IN} = 30 V			25 50	µA
V_{DD}	Regulation voltage for internal circuit	0 mA < I_{DD} < 15 mA	5.7	6.0	6.3	V
EN and PWMx						
V_H	Logic high input on EN,PWMx	V_{IN} = 8 V to 30 V	1.8			V
V_L	Logic Low input on EN, PWMx	V_{IN} = 8 V to 30 V			0.8	V
R_{PD}	Pull-down resistance on EN, PWMx		0.8	1.6	3.0	MΩ
UVLO						
V_{UVLOTH}	Threshold voltage at UVLO pin		1.204	1.229	1.253	V
I_{UVLO}	UVLO input bias current	V_{UVLO} = V_{UVLOTH} – 50 mV V_{UVLO} = V_{UVLOTH} + 50 mV	–0.1 –4.3	 -3.9	0.1 –3.3	µA
SOFT START						
I_{SS}	Soft start charging current	PWM ON, V_{REF}<2.0V PWM ON, V_{REF}>2.0V		200 10		µA
CURRENT REGULATION						
V_{ISET}	ISET pin voltage		1.217	1.229	1.240	V
I_{ISET_P}	ISET short to ground protection threshold		120	150	180	µA
K_{ISET}	Current multiple I_{IFB}/I_{ISET}	I_{ISET} = 32.56µA, V_{IFB} = 0.5V	3932	3992	4052	
$I_{IFB(AVG)}$	Current accuracy	I_{ISET} = 32.56µA, V_{IFB} = 0.5V	127.4	130	132.6	mA
$K_{IFB(M)}$	Current matching; ($I_{FB(MAX)}$-$I_{FB(MIN)}$)/2$I_{FB(AVG)}$	I_{ISET} = 32.56µA, V_{IFB} = 0.5V		0.5%	1.5%	
I_{IFB_LEAK}	IFB pin leakage current at dimming off	IFB voltage < 40 V			1	µA
I_{IFB_max}	Current sink max output current	V_{IFBV} = 350 mV	130			mA

ELECTRICAL CHARACTERISTICS (continued)

V_{IN}= 24V, T_A = –40°C to 85°C, typical values are at T_A = 25°C, C1 = 10µF, C2 = 2.2µF, C3 = 1.0µF, EC1 = EC2 = 100µF (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IFB REGULATION VOLTAGE						
V_{IFB}	Regulation voltage at IFB	Measured on V_{IFB}(min), other IFB voltages are 0.5V above V_{IFB}(min). I_{IFB} = 130 mA, V_{IFBV} = 0.5 V		508		mV
I_{IFBV}	IFB Regulation voltage setting sourcing current at IFBV	V_{IFBV} = 0.5 V	0.247	0.25	0.253	I_{ISET}
V_{IFBV}	IFBV voltage setting range		0.3		1.0	V
BOOST REFERENCE VOLTAGE						
V_{REF}	Reference voltage range for Boost Controller		0		3.1	V
I_{REF_LEAK}	Leakage current at REF pin		–25		25	nA
OSCILLATOR						
f_{SW}	Switching frequency	R_{FSW} = 200 kΩ	187	200	213	kHz
V_{FSW}	FSW pin reference voltage			1.8		V
D_{max}	Maximum duty cycle	f_{SW} = 200 kHz	90%	94%	98%	
$t_{on(min)}$	Minimum pulse width			200		ns
V_{FSW_H}	Logic high input voltage		3.5			V
V_{FSW_L}	Logic low input voltage				0.5	V
ERROR AMPLIFIER						
I_{SINK}	Comp pin sink current	V_{OVP} = V_{REF} + 200mV, V_{COMP} = 1V		20		µA
I_{SOURCE}	Comp pin source current	V_{OVP} = V_{REF} – 200mV, V_{COMP} = 1V		20		µA
Gm_{EA}	Error amplifier transconductance		90	120	150	µS
R_{EA}	Error amplifier output resistance			20		M Ω
f_{EA}	Error amplifier crossover frequency			1000		kHz
GATE DRIVER						
$R_{GDRV(SRC)}$	Gate driver impedance when sourcing	V_{DD} = 6 V, I_{GDRV} = –20 mA		2	3	Ω
$R_{GDRV(SNK)}$	Gate driver impedance when sinking	V_{DD} = 6 V, I_{GDRV} = 20 mA		1	1.5	Ω
$I_{GDRV(SRC)}$	Gate driver source current	V_{GDRV} = 5 V	200			mA
$I_{GDRV(SNK)}$	Gate driver sink current	V_{GDRV} = 1 V	400			mA
$V_{ISNS(OC)}$	Overcurrent detection threshold	V_{IN} = 8 V to 30 V, T_J = 25°C to 125°C	376	400	424	mV
OVER VOLTAGE PROTECTION (OVP)						
V_{OVPTH}	Output voltage OVP threshold		2.95	3.02	3.09	V
I_{OVP}	Leakage current		–100	0	100	nA
V_{IFB_OVP}	IFBx over voltage threshold	PWM ON		38		V
LED SHORT DETECTION						
I_{FBP}	LED short detection sourcing current	V_{FBP} = 1 V	0.247	0.25	0.253	I_{ISET}
FAULT INDICATOR						
I_{FLT_H}	Leakage current in high impedance	V_{FLT} = 24 V		1		nA
I_{FLT_L}	Sink current at low output	V_{FLT} = 1 V	1	2		mA
THERMAL SHUTDOWN						
$T_{shutdown}$	Thermal shutdown threshold			150		°C
T_{hys}	Thermal shutdown threshold hysteresis			15		°C

DEVICE INFORMATION

HTSSOP-28 (PWP)
(TOP VIEW)



PIN FUNCTIONS

PIN		DESCRIPTION
NUMBER (PWP)	NAME	
1	UVLO	Low input voltage lock out. Use a resister divider from VIN to this pin to set the UVLO threshold
2	EN	Enable and disable pin. EN high=Enable, EN low=Disable
3,4,5,6,7,8	PWM1 to PWM6	PWM signal input pins. The frequency of PWM signal is in the range of 90Hz to 22kHz
9	FBP	LED cross-short protection threshold program pin. Use a resistor to GND to set the threshold
10	ISET	Connecting a resistor to the pin programs the IFB pin current level for full brightness (i.e., 100% dimming)
11	IFBV	Minimum feedback voltage setting for LED strings
12,13,14,15,16, 17	IFB1 to IFB6	Regulated current sink input pins
18	AGND	Analog ground
19	OVP	Over-voltage protection detection input. Connect a resistor divider from output to this pin to program the OVP threshold.
20	COMP	Loop compensation for the boost converter. Connect a RC network to make loop stable
21	REF	Internal reference voltage for the boost converter. Use a capacitor at this pin to adjust the soft start time. When two chips operate in parallel, connect the master's REF pin to the slave's COMP pin.
22	PGND	External MOSFET current sense ground input
23	ISNS	External MOSFET current sense positive input
24	GDRV	External switch MOSFET gate driver output
25	VDD	Internal regulator output for IC internal power supply. Connect a 1.0μF ceramic capacitor to this pin.
26	FSW	Switching frequency setting pin. Use a resistor to set the frequency between 100kHz to 800kHz. An external input voltage above 3.5V or below 0.5V disables the internal clock and makes the device as slave device
27	FAULT	Fault indicator. Open-drain output. Output high impedance when fault conditions happen
28	VIN	Power supply input pin

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS

Table 1. TABLE OF GRAPHS

图 1 as test circuit		
TITLE	**TEST CONDITIONS**	**FIGURE**
Efficiency (20LEDs)	20 LEDs(V_{OUT} = 60V), I_{OUT} = 0.78A, 200Hz Dimming Frequency	Figure 2
Efficiency (16LEDs)	16 LEDs(V_{OUT} = 50V), I_{OUT} = 0.78A, 200Hz Dimming Frequency	Figure 3
Dimming Linearity	20 LEDs(V_{OUT} = 60V), V_{IN} = 24V	Figure 4
Dimming Linearity at Low Dimming Duty Cycle	20 LEDs(V_{OUT} = 60V), V_{IN} = 24V	Figure 5
DC Load Efficiency	f_{SW} = 200 kHz	Figure 6
Switching Frequency Setting	V_{IN} = 24V	Figure 7
Recommended Minimum Headroom Voltage		Figure 8
Boost Switching Waveform	V_{IN} = 24V, V_{OUT} = 74V, I_{OUT} = 0.78A	Figure 9
Startup Waveform (1% Dimming)	200Hz Dimming Frequency, 1% Dimming Duty Cycle	Figure 10
Startup Waveform (100% Dimming)	200Hz Dimming Frequency, 100% Dimming Duty Cycle	Figure 11
Dimming Waveform (0.1% Dimming)	200Hz Dimming Frequency, 0.1% Dimming Duty Cycle	Figure 12
Dimming Waveform (2% Dimming)	200Hz Dimming Frequency, 2% Dimming Duty Cycle	Figure 13
Shutdown Waveform (1% Dimming)	200Hz Dimming Frequency, 1% Dimming Duty Cycle	Figure 14
Shutdown Waveform (100% Dimming)	200Hz Dimming Frequency, 100% Dimming Duty Cycle	Figure 15
LED Open Protection (1% Dimming)	200Hz Dimming Frequency, 1% Dimming Duty Cycle	Figure 16
LED Open Protection (100% Dimming)	200Hz Dimming Frequency, 100% Dimming Duty Cycle	Figure 17
LED Short Protection (1% Dimming)	200Hz Dimming Frequency, 1% Dimming Duty Cycle	Figure 18
LED Short Protection (100% Dimming)	200Hz Dimming Frequency, 100% Dimming Duty Cycle	Figure 19
IFB Short to Ground Protection (1% Dimming)	200Hz Dimming Frequency, 1% Dimming Duty Cycle	Figure 20
IFB Short to Ground Protection (100% Dimming)	200Hz Dimming Frequency, 100% Dimming Duty Cycle	Figure 21



Figure 2.



Figure 3.



Figure 4.



Figure 5.



Figure 6.



Figure 7.



Figure 8.



Figure 9.

STARTUP WAVEFORM (1% DIMMING)



Figure 10.

STARTUP WAVEFORM (100% DIMMING)



Figure 11.

DIMMING WAVEFORM (0.1% DIMMING)



Figure 12.

DIMMING WAVEFORM (2% DIMMING)



Figure 13.

SHUTDOWN WAVEFORM (1% DIMMING)



Figure 14.

SHUTDOWN WAVEFORM (100% DIMMING)



Figure 15.

LED OPEN PROTECTION (1% DIMMING)



Figure 16.

LED OPEN PROTECTION (100% DIMMING)



Figure 17.

LED SHORT PROTECTION (1% DIMMING)



Figure 18.

LED SHORT PROTECTION (100% DIMMING)



Figure 19.

IFB SHORT TO GROUND PROTECTION (1% DIMMING)



Figure 20.

IFB SHORT TO GROUND PROTECTION (100% DIMMING)



Figure 21.

DETAILED DESCRIPTION

Supply Voltage

The TPS61196 has a built-in linear regulator to supply the IC analog and logic circuitry. The VDD pin, output of the regulator, must be connected to a 1.0µF bypass capacitor. VDD only has a current sourcing capability of 15mA. VDD voltage is ready after the EN pin is pulled high.

Boost Controller

The TPS61196 regulates the output voltage with current mode PWM (pulse width modulation) control. The control circuitry turns on an external switch FET at the beginning of each switching cycle. The input voltage is applied across the inductor and stores the energy as the inductor current ramps up. During this portion of the switching cycle, the load current is provided by the output capacitor. When the inductor current rises to the threshold set by the Error Amplifier (EA) output, the switch FET is turned off and the external Schottky diode is forward biased. The inductor transfers stored energy to replenish the output capacitor and supply the load current. This operation repeats each switching cycle. The switching frequency is programmed by an external resistor.

A ramp signal from the oscillator is added to the current ramp to provide slope compensation, shown in the Functional Block Diagram. The duty cycle of the converter is then determined by the PWM Logic block which compares the EA output and the slope compensated current ramp. The feedback loop regulates the OVP pin to a reference voltage generated by the minimum voltage across the IFB pins. The output of the EA is connected to the COMP pin. An external RC compensation network must be connected to the COMP pin to optimize the feedback loop for stability and transient response.

The TPS61196 consistently adjusts the boost output voltage to account for any changes in LED forward voltages. In the event that the boost controller is not able to regulate the output voltage due to the minimum pulse width ($t_{on(min)}$, in the ELECTRICAL CHARACTERISTICS table), the TPS61196 enters pulse skip mode. In this mode, the device keeps the power switch off for several switching cycles to prevent the output voltage from rising above the regulated voltage. This operation typically occurs in light load condition or when the input voltage is higher than the output voltage.

Switching Frequency

The switching frequency is programmed between 100kHz to 800kHz by an external resistor (R9 in the SIMPLIFIED SCHEMATIC CIRCUIT). To determine the resistance by a given frequency, use the curve in Figure 7 or calculate the resistance value by Equation 1. Table 2 shows the recommended resistance values for some switching frequencies.

$$f_{SW} = \frac{40000}{R9}(kHz) \quad (1)$$

Table 2. Recommended Resistance Values for Switching Frequencies

R9	f_{SW}
400 k	100 kHz
200 k	200 kHz
100 k	400 kHz
80 k	500 kHz
48 k	800 kHz

Enable and Under Voltage Lockout

The TPS61196 is enabled with the soft startup when the EN pin voltage is higher than 1.8V. A voltage of less than 1.0V disables the TPS61196.

An under voltage lockout protection feature is provided. When the voltage at the VIN pin is less than 6.5V, the TPS61196 is powered off. The TPS61196 resumes the operation once the voltage at the VIN pin recovers above the hysteresis (V_{VIN_HYS}) more than the UVLO threshold of input falling voltage. If a higher under voltage lockout (UVLO) voltage is required, use the UVLO pin as shown in Figure 22 to adjust the input UVLO threshold by using an external resistor divider. Once the voltage at the UVLO pin exceeds the 1.229V threshold, the TPS61196 is powered on and a hysteresis current source of 3.9µA is added. When the voltage at the UVLO pin drops lower than 1.229V, the current source is removed. The resistors of R1, R2 and R5 can be calculated by Equation 2 from required V_{START} and V_{STOP}. To avoid noise coupling, the resistor divider R1 and R2 must be close to the UVLO pin. Placing a filter capacitor of more than 10nF as shown in Figure 22 can eliminate the impact of the switching ripple and improve the noise immunity.

If the UVLO function is not used, pull up the UVLO pin to the VDD pin.



Figure 22. The Under Voltage Lockout Circuit

$$R1 + R5 = \frac{V_{START} - V_{STOP}}{I_{HYS}}$$
$$R2 = (R1 + R5) \times \frac{1.229V}{V_{START} - 1.229V} \quad (2)$$

Where I_{HYS} is 3.9uA sourcing current from the UVLO pin.

When the UVLO condition happens, the FAULT pin outputs high impedance. As long as the UVLO condition removes, the FAULT pin outputs low impedance.

Power Up Sequencing and Soft Startup

The input voltage, UVLO pin voltage, EN input signal and the input dimming PWM signal control the power up of the TPS61196. After the input voltage is above the required minimal input voltage of 7.5V, the internal circuit is ready to be powered up. After the UVLO pin is above the threshold of 1.229V and the EN signal is high, the internal LDO and logic circuit are activated. The TPS61196 outputs a 20ms pulse to detect the unused channels and remove them from the control loop. When any PWM dimming signal is high, the soft startup begins. If the PWM dimming signals come before the EN signal is high, the soft startup begins immediately after the detection of unused channels.



Figure 23. Power up Sequencing

The TPS61196 has integrated the soft-start circuitry working with an external capacitor at the REF pin to avoid inrush current during startup. During the startup period, the capacitor at the REF pin is charged with a soft-start current source. When the REF pin voltage is higher than the output feedback voltage at the OVP pin, the boost controller starts switching and the output voltage starts to ramp up. At the same time, the LED current sink starts to drive the LED strings. At the beginning of the soft start, the charge current is 200µA. Once the voltage of the REF pin exceeds 2.0V, the charge current changes to 10µA and continues to charge the capacitor. When the current sinks are driving the LED strings, the IFB voltages are monitored. When the minimum IFB voltage is above 200mV less than the setting voltage at the IFBV pin, the charge current is stopped and the soft startup is finished. The TPS61196 enters normal operation to regulate the minimum IFB voltage to the required voltage set by the resistor at the IFBV pin. The total soft start time is determined by the external capacitance. The capacitance must be within 1.0µF to 4.7µF for different startup time and different output voltage.



Figure 24. Soft Start Waveforms

Unused LED String

If the application requires less than six LED strings, the TPS61196 simply requires connecting the unused IFB pin to ground through a resistor between 20kΩ and 36 kΩ. Once the TPS61196 is turned on, the TPS61196 uses a 60μA current source to detect the IFB pin voltage. If the IFB voltage is between 1.0V and 2.5V, the TPS61196 immediately disables this string during startup.

Current Regulation

The six channel current sink regulators can be configured to provide up to 400mA per string. The expected LED current is programmed by a resistor (R11 in the SIMPLIFIED SCHEMATIC CIRCUIT) at the ISET using Equation 3.

$$I_{LED} = \frac{V_{ISET}}{R11} \times K_{ISET} \quad (3)$$

Where V_{ISET} is the ISET pin voltage of 1.229V and K_{ISET} is the current multiple of 3992.

To sink the set LED current, the current sink regulator requires a minimum headroom voltage at the IFB pins for working properly. For example, when the LED current is set to 130mA, the minimum voltage required at the IFB pin must be higher than 0.35V. For other LED currents, refer to Figure 8 for recommened minimum headroom voltage required. The TPS61196 regulates the minimum voltage of the IFB pins to the IFBV voltage. The IFBV voltage is adjustable with an external resistor (R10 in the SIMPLIFIED SCHEMATIC CIRCUIT) at the IFBV pin. After choosing the minimum IFB voltage, the IFBV voltage must be set to this value and the setting resistance can be calculated by Equation 4.

$$V_{IFBV} = \frac{R10}{R11} \times 307.3(mV) \quad (4)$$

If a large LED current is set, the headroom voltage is required higher. This leads to more heat on TPS61196. To maintain the total power dissipation in the range of the package limit, normally all strings can not sink large current in continuous mode but pulse mode. The backlight of an active shutter glass 3D TV may work with large LED current in pulse mode.

PWM Dimming

LED brightness dimming is set by applying an external PWM signal of 90Hz to 22kHz to the PWM pins. Each LED string has an independent PWM input. Varying the PWM duty cycle from 0% to 100% adjusts the LED from minimum to maximum brightness respectively. The recommended minimum on time of the LED string is 10µsec. Thus the TPS61196 has a minimum dimming duty cycle of 500:1 at 200Hz.

When all PWM voltages are pulled low during dimming off, the TPS61196 turns off the LED strings and keeps the boost converter running at PFM mode. The output voltage is kept at the level which is a little bit lower than that when PWM is high. Thus, the TPS61196 limits the output ripple due to the load transient that occurs during PWM dimming.

When all PWM voltages are pulled low for more than 20ms, to avoid the REF pin voltage dropping due to the leakage current, the voltage of the REF pin is held by an internal reference voltage which equals to the REF pin voltage in normal dimming operation. Thus the output voltage will be kept at the same level as the normal output voltage.

Since the output voltage in long time dimming off status is almost the same as the normal voltage for turning the LED on, the TPS61196 turns on the LED very fast without any flicker when recovering from long time dimming off to small duty cycle dimming on.

Protections

The TPS61196 has full set of protections making the system safe to any abnormal conditions. Some protections will latch the TPS61196 in off state until its power supply is recycled or it is disabled and then enabled again. In latch off state, the REF pin voltage is discharged to 0V.

1. Switch current limit protection using the ISNS pin

   The TPS61196 monitors the inductor current through the voltage across a sense resistor (R7 in the SIMPLIFIED SCHEMATIC CIRCUIT) in order to provide current limit protection. During the switch FET on period, when the voltage at the ISNS pin rises above 400 mV (V_{ISNS} in the ELECTRICAL CHARACTERISTICS table), the TPS61196 turns off the FET immediately and does not turn it back on until the next switch cycle. The switch current limit is equal to 400mV / R7.

2. LED open protection

   When one of the LED strings is open, the voltage at the IFB pin connecting to this LED string drops to zero during dimming-on time. The TPS61196 monitors the IFB voltage for 20ms. If the IFB voltage is still below the threshold of 0.2V, the current sink is disabled and an internal pull-up current is activated to detect the IFB voltage again. If the IFB voltage is pulled up to a high voltage, this LED string is recognized as LED open. As a result, the TPS61196 deactivates the open IFB pin and removes it from the voltage feedback loop. Afterwards, the output voltage returns to the voltage required for the connected LED strings. The IFB pin currents of the connected strings remain in regulation during this process. If all the LED strings are open, the TPS61196 is latched off.

3. LED short-cross protection using the FBP pin

   If one or several LEDs short in one string, the corresponding IFB pin voltage rises but continues to sink the LED current, causing increased IC power dissipation. To protect the IC, the TPS61196 provides a programmable LED short-across protection feature by properly sizing the resistor on the FBP pin (R12 in the SIMPLIFIED SCHEMATIC CIRCUIT) using Equation 5.

   $$V_{LED\_SHORT} = \frac{R12}{R11} \times 1.229V \quad (5)$$

   If any IFB pin voltage exceeds the threshold (V_{LED_SHORT}), the IC turns off the corresponding current sink and removes this IFB pin from the output voltage regulation loop. Current regulation of the remaining IFB pins is not affected.

4. Schottky diode open protection

   When the TPS61196 is powered on, it checks the topology connection first. After the TPS61196 delays 400us, it checks the voltage at the OVP pin to see if the Schottky diode is not connected or the boost output is hard-shorted to ground. If the voltage at the OVP pin is lower than 70mV, the TPS61196 is locked in off state until the input power is recycled or it is enabled again.

5. Schottky diode short protection

If the rectifier Schottky diode is shorted, the reverse current from output capacitor to ground is very large when the switcher MOSFET is turned on. Because the current mode control topology has a minimum edge blanking time to immunize against the spike current through the switcher, if the parasite inductance between the output capacitor through the switcher to ground is zero, the external MOSFET will be damaged in this short period due to the huge power dissipation in this case. But with a small parasite inductance, the power dissipation is limited. The boost converter works in minimum pulse width in this situation due to cycle by cycle over-current protection. The output voltage drops and the all-string-open protection is triggered because of the low voltage at all IFB pins. The TPS61196 is latched off.

6. IFB over-voltage protection during startup

   When any of IFB pins reaches the threshold (V_{OVP_IFB}) of 38V during startup, the IC stops switching and stays in latch-off immediately to protect from damage. In latch-off state, the REF pin voltage is discharged.

7. Output over-voltage protection using the OVP pin

   Use a resistor divider to program the maximum output voltage of the boost converter. To ensure the LED string can be turned on with setting current, the maximum output voltage must be higher than the forward voltage drop of the LED string. The maximum required voltage can be calculated by multiplying the maximum LED forward voltage ($V_{FWD(max)}$) and number (n) of series LEDs , and adding extra 1V to account for regulation and resistor tolerances and load transients.

   The recommended bottom feedback resistor of the resistor divider (R4 in the SIMPLIFIED SCHEMATIC CIRCUIT) is 10kΩ. Calculate the top resistor (R3, in the SIMPLIFIED SCHEMATIC CIRCUIT) using Equation 6, where V_{OVP} is the maximum output voltage of the boost converter.

$$R3 = \left(\frac{V_{OVP}}{3.02} - 1 \right) \times R4 \tag{6}$$

   When the TPS61196 detects that the voltage at the OVP pin exceeds over voltage protection threshold of 3.02V, indicating that the output voltage has exceeded the clamp threshold voltage, the TPS61196 clamps the output voltage to the set threshold. When the OVP pin voltage does not drop from the OVP threshold for more than 500ms, the TPS61196 is latched off until the input power or the EN pin voltage is re-cycled.

8. Output short to ground protection

   When the inductor peak current reaches twice the switch current limit in each switching cycle, the IC immediately disables the boost controller until the fault is cleared. This protects the TPS61196 and external components from damage if the output is shorted to ground.

9. IFB short to ground protection

   The IFB pin short to ground makes the LED current uncontrollable if there is no protection. If the device tries to increase the boost converter's output voltage to lift the IFB voltage, it will make the situation worse and the LED string may be burned due to the high current. The TPS61196 implements a protection mechanism to protect the LED string in this failure mode.

   If the IFB is short to ground before the TPS61196 is turned on, the TPS61196 detects the IFB voltage by sourcing a 60μA current during startup. If the IFB voltage is less than 0.4V during startup, the startup stops and the TPS61196 outputs fault indication so as to protect the LED string during start up.

   When a LED feedback pin is shorted to ground during normal operation, the TPS61196 first turns off this LED string for a very short time and detects the IFB voltage again. If the IFB voltage is lower than 1.8V, it sources a 60μA current and detects the IFB voltage again in off state. If the IFB voltage is still less than 1.8V, this means the IFB pin is shorted to ground. The boost converter is turned off and the REF voltage is discharged to ground to protect the LED string.

10. ISET short to ground protection

    The TPS61196 monitors the ISET pin voltage when the device is enabled. When the sourcing current from the ISET pin is larger than a threshold of 150μA, the TPS61196 disables the current sink because the ISET pin may be short to ground or the current setting resistor is too small. Once the current sourcing from the ISET pin recovers to the normal value, the current sink resumes working.

11. Thermal Protection

When the IC junction temperature is over 150°C, the thermal protection circuit is triggered and shuts down the device immediately. The device automatically restarts when the junction temperature falls back to less than 135°C, with approximate 15°C hysteresis.

Table 3. Protection List

PROTECTION ITEM	RESULT	FAULT	LATCH OFF / RETRY
Diode Open	Can not start up	Y	Latch off
Diode Short	Output voltage low	Y	Latch off
LED String Open	LED string off	Y	LED string latch off
LED String Short during startup	IFB OVP	Y	Latch off
LED Short	LED string off	Y	LED string latch off
IFB Short to GND	Boost off	Y	Latch off
ISET Short to GND	All LED strings off	Y	Retry
All LED Strings Open during startup	VOUT OVP	Y	Latch off
Input Voltage UVLO	Boost off	Y	Retry
Thermal Shutdown	Shutdown	Y	Retry

Indication for Fault Conditions

The TPS61196 has an open-drain fault indicator pin to indicate abnormal conditions. When the TPS61196 is operating normally, the voltage at the FAULT pin is low. When any fault condition happens, it is in high impedance, which can be pulled to high level through an external resistor. The FAULT pin can indicate following conditions:

- Over voltage condition at the OVP or the IFB pin
- LED short and open
- IFB short to ground
- ISET short to ground
- Diode open and short
- Output short circuit
- Over temperature

Multi-Chip Operation in Parallel

When more LED strings are required in the application, the TPS61196 can work in master/slave mode. The TPS61196 can be set as slave device when the voltage at the FSW pin is below 0.5V or above 3.5V. The master TPS61196 has booster controller and outputs the power rail for all LED strings. The slave TPS61196 only works as a LED driver and feedbacks the required headroom voltage to the master by connecting the slave's COMP pin to the master's REF pin. The ISNS pin of the slave TPS61196 must be connected to ground. The slave's OVP pin voltage must be 3% higher than the voltage at the master's OVP pin. The slave device can combine all fault conditions happening on both master and slave devices by connecting the master's FAULT output to the FSW pin of the slave device. The slave's FAULT pin outputs the indication signal for all fault conditions.



Figure 25. Multi-Chip Operation in Parallel

APPLICATION INFORMATION

Inductor Selection

The inductor is the most important component in switching power regulator design because it affects power supply steady state operation, transient behavior, and loop stability. The inductor value, dc resistance and saturation current are important specifications to be considered for better performance. Although the boost power stage can be designed to operate in discontinuous mode at maximum load, where the inductor current ramps down to zero during each switching cycle, most applications will be more efficient if the power stage operates in continuous conduction mode, where a DC current flows through the inductor. Therefore, the Equation 8 and Equation 9 below are for CCM operation only. The TPS61196 is designed to work with inductor values between 10 µH and 100 µH, depending on the switching frequency. Running the controller at higher switching frequencies allows the use of smaller and/or lower profile inductors in the 10µH range. Running the controller at slower switching frequencies requires the use of larger inductors, near 100µH, to maintain the same inductor current ripple but may improve overall efficiency due to smaller switching losses. Inductor values can have ±20% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0A value depending on how the inductor vendor defines saturation.

In a boost regulator, the inductor DC current can be calculated with Equation 7.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (7)$$

Where:

V_{OUT} = boost output voltage
I_{OUT} = boost output current
V_{IN} = boost input voltage
η = power conversion efficiency, use 95% for TPS61196 applications

The inductor current peak-to-peak ripple can be calculated with Equation 8.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{L \times f_{SW} \times V_{OUT}} \quad (8)$$

Where:

$\Delta I_{L(P-P)}$ = inductor ripple current
L = inductor value
f_{SW} = switching frequency
V_{OUT} = boost output voltage
V_{IN} = boost input voltage

Therefore, the inductor peak current is calculated with Equation 9.

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2} \quad (9)$$

Select an inductor, which saturation current is higher than calculated peak current. To calculate the worst case inductor peak current, use the minimum input voltage, maximum output voltage and maximum load current.

Regulator efficiency is dependent on the resistance of its high current path and switching losses associated with the switch FET and power diode. Besides the external switch FET, the overall efficiency is also affected by the inductor DC resistance (DCR). Usually the lower dc resistance shows higher efficiency. However, there is a trade off between DCR and inductor footprint; furthermore, shielded inductors typically have higher DCR than unshielded ones.

Schottky Diode

The TPS61196 demands a high-speed rectification for optimum efficiency. Ensure that the diode's average and peak current rating exceed the output LED current and inductor peak current. In addition, the diode's reverse breakdown voltage must exceed the application output voltage.

Switch MOSFET and Gate Driver Resistor

The TPS61196 demands a power N-MOSFET (see Q1 in SIMPLIFIED SCHEMATIC CIRCUIT) as a switch. The voltage and current rating of the MOSFET must be higher than the application output voltage and the inductor peak current. The applications benefit from the addition of a resistor (See R19 in SIMPLIFIED SCHEMATIC CIRCUIT) connected between the GDRV pin and the gate of the switch MOSFET. With this resistor, the gate driving current is limited and the EMI performance is improved. A 3-Ω resistor value is recommended. The TPS61196 exhibits lower efficiency when the resistor value is above 3Ω due to the more switching loss of the external MOSFET.

Current Sense and Current Sense Filtering

R7 determines the correct over current limit protection. To choose the right value of R7, start with the total system power needed P_{OUT}, and calculate the input current I_{IN} by Equation 7. Efficiency can be estimated between 90% to 95%. The second step is to calculate the inductor peak current based on the inductor value L using Equation 8 and Equation 9. The maximum R7 can now be calculated as $R7(max) = V_{ISNS} / I_{L(P)}$. It is recommended to add 20% or more margins to account for component variations. A small filter placed on the ISNS pin improves performance of the converter (See R6 and C5 in SIMPLIFIED SCHEMATIC CIRCUIT). The time constant of this filter should be approximately 100ns. The range of R6 should be from about 100Ω to 1kΩ for best results. The C5 should be located as close as possible to the ISNS pin to provide noise immunity.

Output Capacitor

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability of the whole system. This ripple voltage is related to the capacitance of the capacitor and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by:

$$V_{RIPPLE(C)} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times C_{OUT}} \quad (10)$$

Where V_{RIPPLE} is the peak to peak output voltage ripple and D_{MAX} is the duty cycle of the boost converter.

D_{MAX} is approximately equal to $(V_{OUT(MAX)} - V_{IN(MIN)}) / V_{OUT(MAX)})$ in applications. Care must be taken when evaluating a capacitor's derating under DC bias. The DC bias can also significantly reduce capacitance. Ceramic capacitors can loss as much as 50% of its capacitance at its rated voltage. Therefore, leave the margin on the voltage rating to ensure adequate capacitance.

The ESR impact on the output ripple must be considered as well if tantalum or aluminum electrolytic capacitors are used. Assuming there is enough capacitance such that the ripple due to the capacitance can be ignored, the ESR needed to limit the V_{RIPPLE} is:

$$V_{RIPPLE(ESR)} = I_{L(P)} \times ESR \quad (11)$$

Ripple current flowing through a capacitor's ESR causes power dissipation in the capacitor. This power dissipation causes a temperature increase internally to the capacitor. Excessive temperature can seriously shorten the expected life of a capacitor. Capacitors have ripple current ratings that are dependent on ambient temperature and should not be exceeded. Therefore, high ripple current type electrolytic capacitor with small ESR is used in typical application as shown in SIMPLIFIED SCHEMATIC CIRCUIT.

In the typical application, the output requires a capacitor in the range of 22µF to 220µF. The output capacitor affects the small signal control loop stability of the boost converter. If the output capacitor is below the range, the boost regulator may potentially become unstable.

Loop Consideration

The COMP pin on the TPS61196 is used for external compensation, allowing the loop response to be optimized for each application. The COMP pin is the output of the internal trans-conductance amplifier. The external resistor R8, along with ceramic capacitors C6 and C8 (see in SIMPLIFIED SCHEMATIC CIRCUIT), are connected to the COMP pin to provide poles and zero. The poles and zero, along with the inherent pole and zero in a peak current mode control boost converter, determine the closed loop frequency response. This is important to converter stability and transient response.

The first step is to calculate the pole and the right half plane zero of the peak current mode boost converter by Equation 12 and Equation 13.

$$f_P = \frac{2I_{OUT}}{2\pi V_{OUT} \times C_{OUT}} \quad (12)$$

$$f_{ZRHP} = \frac{V_{OUT} \times (1-D)^2}{2\pi L \times I_{OUT}} \quad (13)$$

To make the loop stable, the loop must have sufficient phase margin at the crossover frequency where the loop gain is 1. To avoid the effect of the right half plane zero on the loop stability, choose the crossover frequency less than 1/5 of the f_{ZRHP}. Then calculate the compensation components by Equation 14 and Equation 15.

$$R8 = \frac{R7 \times 2\pi f_{co} \times C_{OUT}}{(1-D) \times Gm_{EA}} \times \frac{V_{OVP}}{V_{OVPTH}} \quad (14)$$

Where V_{OVPTH} = 3.02V, which is the internal reference for the output over-voltage-protection setting voltage. V_{OVP} is the output over-voltage-protection setting voltage. Gm_{EA} is the trans-conductance of the error amplifier. Its typical value is 120μS. f_{CO} is the crossover frequency, which normally is less than 1/5 of the f_{ZRHP}.

$$C6 = \frac{1}{2\pi f_P \times R8} \quad (15)$$

Where f_P is the pole's frequency of the power stage calculated by Equation 12. If the output cap is the electrolytic capacitor which may have large ESR, a capacitor is required to cancel the zero of the output capacitor. Equation 16 calculates the value of this capacitor.

$$C8 = \frac{C_{OUT} \times R_{ESR}}{R8} \quad (16)$$

Layout Consideration

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The VDD capacitor, C3 (see in SIMPLIFIED SCHEMATIC CIRCUIT) is the filter and noise decoupling capacitor for the internal linear regulator powering the internal digital circuits. It should be placed as close as possible between the VDD and PGND pins to prevent any noise insertion to digital circuits. The switch node at the drain of Q1 carries high current with fast rising and falling edges. Therefore, the connection between this node to the inductor and the schottky diode should be kept as short and wide as possible. It is also beneficial to have the ground of the capacitor C3 close to the ground of the current sense resistor R7 since there is large driving current flowing between them. The ground of output capacitor EC2 should be kept close to input power ground or through a large ground plane because of the large ripple current returning to the input ground. When laying out signal grounds, it is recommended to use short traces separate from power ground traces and connect them together at a single point, for example on the thermal pad in the PWP package. Resistors R3, R4, R9, R10, R11 and R12 (see in the SIMPLIFIED SCHEMATIC CIRCUIT) are setting resistors for switching frequency, LED current, protection threshold and feedback voltage programming. To avoid unexpected noise coupling into the pins and affecting the accuracy, these resistors need to be close to the pins with short and wide traces to GND. In PWP package, the thermal pad needs to be soldered to the large ground plane on the PCB for better thermal performance. Additional thermal via can significantly improve power dissipation of the IC.



Figure 26. Layout Example

REVISION HISTORY

Changes from Original (October 2012) to Revision A **Page**

- Changed Figure 23 13

Changes from Revision A (November 2012) to Revision B **Page**

- Changed R_{PD} max value from 2.4 MΩ to 3.0 MΩ 3
- Changed V_{ISET} min value from 1.220 V to 1.217 V 3
- Deleted I_{FLT_L} max value 4
- Changed R7 to R9 in Table 2 11

Changes from Revision B (January 2013) to Revision C **Page**

- Changed V_L max value from 1.0 V to 0.8 V 3
- Changed V_{IN} = 7 V to V_{IN} = 8 V in Test Conditions for $V_{ISNS(OC)}$ 4

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61196PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS61196	Samples
TPS61196PWPT	ACTIVE	HTSSOP	PWP	28	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS61196	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61196PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61196PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0

GENERIC PACKAGE VIEW

PWP 28

PowerPAD™ TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224765/B

PWP (R–PDSO–G28) PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
E. Falls within JEDEC MO–153

PowerPAD is a trademark of Texas Instruments.

PWP (R–PDSO–G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332–34/AO 01/16

NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R–PDSO–G28) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	7.0	2.6
0.127mm	6.46	2.4
0.152mm	6.1	2.3
0.178mm	5.8	2.2

4207609–20/W 09/15

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265