

# TLV320AIC3212 具有接收器驱动器、DirectPath 耳机和立体声 D 类扬声器放大器超低功耗立体声音频编解码器

## 1 特性

- 信噪比 (SNR) 为 101dB 的立体声音频数模转换器 (DAC)
- 2.7mW 立体声 48kHz DAC 播放
- SNR 为 93dB 的立体声音频 ADC
- 5.6mW 立体声 48kHz ADC 录制
- 8kHz 至 192kHz 播放和录制
- 30mW DirectPath™ 耳机驱动器免除了对较大输出隔直电容的需要
- 128mW 差分接收器输出驱动器
- 立体声 D 类扬声器驱动器
  - 1.7W (8Ω, 5.5V, 10% THDN)
  - 1.4W (8Ω, 5.5V, 1% THDN)
- 立体声线路输出
- PowerTune™ 调整功率与 SNR 间的关系
- 扩展信号处理选项
- 8 个单端或 4 个全差分模拟输入
- 立体声数字和模拟麦克风输入
- 低功耗模拟旁路模式
- 可编程锁相环 (PLL) 以及低频计时
- 可编程 12 位逐次逼近 (SAR) ADC
- SPI 和 I<sup>2</sup>C 控制接口
- 三个独立数字音频串行接口
- 4.81mm × 4.81mm × 0.625mm 81 焊球晶圆级芯片

(WCSP) (YZF) 封装

## 2 应用范围

- 移动手持机
- 平板电脑和电子书
- 便携式导航设备 (PND)
- 便携式媒体播放器 (PMP)
- 便携式游戏系统
- 便携式计算机

## 3 描述

TLV320AIC3212 (也称 AIC3212) 器件是一款灵活的高集成度、低功耗、低电压立体声音频编解码器。


AIC3212 具有数字麦克风输入和可编程输出、PowerTune 功能、可选音频处理模块、预定义和参数化的信号处理模块、集成 PLL 和灵活音频接口。凭借大量基于寄存器的控制 (受控对象包括功率、输入和输出通道配置、增益、音效、引脚多路复用和时钟等), 该器件能够精确满足其应用的要求。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TLV320AIC3212	DSBGA (81)	4.81mm x 4.81mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

简化框图



## 目录

<b>1</b>	<b>特性</b> .....	<b>1</b>	8.16	Typical DSP Timing: DSP/Mono PCM Timing in Slave Mode .....	<b>26</b>
<b>2</b>	<b>应用范围</b> .....	<b>1</b>	8.17	I <sup>2</sup> C Interface Timing .....	<b>27</b>
<b>3</b>	<b>描述</b> .....	<b>1</b>	8.18	SPI Timing .....	<b>28</b>
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	8.19	Typical Characteristics .....	<b>29</b>
<b>5</b>	<b>说明 (续)</b> .....	<b>3</b>	<b>9</b>	<b>Parameter Measurement Information</b> .....	<b>31</b>
<b>6</b>	<b>Device Comparison Table</b> .....	<b>4</b>	<b>10</b>	<b>Detailed Description</b> .....	<b>32</b>
<b>7</b>	<b>Pin Configuration and Functions</b> .....	<b>5</b>	10.1	Overview .....	<b>32</b>
<b>8</b>	<b>Specifications</b> .....	<b>10</b>	10.2	Functional Block Diagram .....	<b>33</b>
8.1	Absolute Maximum Ratings .....	<b>10</b>	10.3	Feature Description .....	<b>34</b>
8.2	ESD Ratings .....	<b>11</b>	10.4	Device Functional Modes .....	<b>54</b>
8.3	Recommended Operating Conditions .....	<b>11</b>	10.5	Register Maps .....	<b>55</b>
8.4	Thermal Information .....	<b>12</b>	<b>11</b>	<b>Application and Implementation</b> .....	<b>63</b>
8.5	Electrical Characteristics, SAR ADC .....	<b>13</b>	11.1	Application Information .....	<b>63</b>
8.6	Electrical Characteristics, ADC .....	<b>14</b>	11.2	Typical Application .....	<b>64</b>
8.7	Electrical Characteristics, Bypass Outputs .....	<b>16</b>	<b>12</b>	<b>Power Supply Recommendations</b> .....	<b>68</b>
8.8	Electrical Characteristics, Microphone Interface .....	<b>17</b>	<b>13</b>	<b>Layout</b> .....	<b>68</b>
8.9	Electrical Characteristics, Audio DAC Outputs .....	<b>18</b>	13.1	Layout Guidelines .....	<b>68</b>
8.10	Electrical Characteristics, Class-D Outputs .....	<b>21</b>	13.2	Layout Examples .....	<b>69</b>
8.11	Electrical Characteristics, Miscellaneous .....	<b>22</b>	<b>14</b>	<b>器件和文档支持</b> .....	<b>72</b>
8.12	Electrical Characteristics, Logic Levels .....	<b>22</b>	14.1	文档支持 .....	<b>72</b>
8.13	Audio Data Serial Interface Timing (I <sup>2</sup> S): I <sup>2</sup> S/LJF/RJF Timing in Master Mode .....	<b>23</b>	14.2	社区资源 .....	<b>72</b>
8.14	Audio Data Serial Interface Timing (I <sup>2</sup> S): I <sup>2</sup> S/LJF/RJF Timing in Slave Mode .....	<b>24</b>	14.3	商标 .....	<b>72</b>
8.15	Typical DSP Timing: DSP/Mono PCM Timing in Master Mode .....	<b>25</b>	14.4	静电放电警告 .....	<b>72</b>
			14.5	Glossary .....	<b>72</b>
			<b>15</b>	<b>机械、封装和可订购信息</b> .....	<b>72</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

### Changes from Original (March 2012) to Revision A

Page

• 已添加 <b>ESD</b> 额定值表, 特性 描述 部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 .....	<b>1</b>
--	----------

## 5 说明（续）

该器件与先进的 PowerTune 技术相结合，可支持从 8kHz 单声道语音播放到 192kHz DAC 播放的运行，因此非常适用于便携式电池供电类音频和电话通讯应用。

TLV320AIC3212 的录制路径支持进行从 8kHz 单声道至 192kHz 立体声的录制，同时包含可编程输入通道配置。该配置涵盖单端和差分设置以及输入信号的悬空或混合。录制路径还提供了一个以数字方式控制的立体声麦克风前置放大器以及集成麦克风偏置。数字信号处理模块的一项应用是移除可由机械耦合（例如数码相机的光学变焦）引入的可闻性噪声。录制路径也可配置为立体声数字麦克风脉冲密度调制 (PDM) 接口，该接口通常在 64 Fs 或 128 Fs 的条件下使用。

播放路径提供了用于滤波和音效的信号处理模块以及耳机、线路、接收器和 D 类扬声器输出，支持对 DAC 和模拟输入信号的灵活混合以及可编程音量控制。播放路径包含两个高功率 DirectPath 耳机输出驱动器，无需使用交流耦合电容。内置的电荷泵为以地面为中心的耳机驱动器生成负电源。此类耳机输出驱动器可以多种方式进行配置，包括立体声和单声道桥接式负载 (BTL)。此外，播放音频可传递至集成的立体声 D 类扬声器驱动器或差分接收器放大器。

借助集成的 PowerTune 技术，该器件可调节至正确的功耗-性能平衡点。在移动环境中使用时，移动应用经常需要在低功耗状态下运行。在音频坞环境中使用时，与功耗问题相比，最大限度地降低噪声才是关注的重点。借助 PowerTune，TLV320AIC3212 能够同时满足上述两种情况。

TLV320AIC3212 所需的内部时钟可能来自多个源，包括 MCLK1 引脚、MCLK2 引脚、BCLK1 引脚、BCLK2 引脚、若干通用 I/O 引脚或内部 PLL 输出，PLL 的输入也来源于相似引脚。虽然内置的分数 PLL 能够确保获得适合的时钟信号，但 TI 建议不要将其用于最低功率设置。PLL 高度可编程，能够接受频率范围为 512kHz 至 50MHz 的可用输入时钟。要启用更低的时钟频率，集成的低频时钟倍频器也可以用作 PLL 的输入。

TLV320AIC3212 具有一个 12 位逐次逼近寄存器 (SAR) ADC 转换器，支持测量系统电压。这些系统电压测量可能来源于三个专用模拟输入 (IN1L/AUX1、IN1R/AUX2 或 VBAT 引脚) 或可由 SAR ADC 读取的片上温度传感器。

TLV320AIC3212 还具备三个完全数字音频串行接口。每个接口支持 I2S、DSP/TDM、RJF、LJF 和单声道 PCM 格式。这使得数字播放 (DAC) 和录制 (ADC) 路径能从三条独立数字音频总线或芯片中选择。

该器件采用 4.81mm x 4.81mm x 0.625mm 81 焊球 WCSP (YZF) 封装。

## 6 Device Comparison Table

PARAMETRICS	TLV320AIC3212	TLV320AIC3262	TLV320AIC3268	TLV320AIC3204	TLV320AIC3254
DACs (number)	2	2	2	2	2
ADCs (number)	2	2	2	2	2
Number of Inputs / Number of Outputs	8/7	8/7	8/7	6/4	6/4
Resolution (Bits)	16, 20, 24, 32	16, 20, 24, 32	16, 20, 24, 32	16, 20, 24, 32	16, 20, 24, 32
Control Interface	I2C, SPI	I2C, SPI	I2C, SPI	I2C, SPI	I2C, SPI
Digital Audio Interface	I2S, TDM, DSP, L&R, PCM	I2S, TDM, DSP, L&R, PCM	I2S, TDM, DSP, L&R, PCM	I2S, TDM, DSP, L&R	I2S, TDM, DSP, L&R
Number of Digital Audio Interfaces	3	3	3	1	1
Speaker Amplifier Type	Class-D	Class-D	Class-D	—	—
Configurable miniDSP	No	Yes	Yes	No	Yes
Headphone Driver	Yes	Yes	Yes	Yes	Yes

## 7 Pin Configuration and Functions

**YZF Package  
81-Pin DSBGA  
Top View**

J	DVDD	GPIO1	DOUT3	DOUT2	GP11	IOVSS	DVDD	WCLK1	DIN1
H	IOVDD	GPIO2	BCLK3	GPO1	SDA	SCL	IOVDD	DOUT1	BCLK1
G	MCLK2	$\overline{\text{RESET}}$	SPI_SELECT	DIN3	WCLK3	WCLK2	DIN2	BCLK2	MCLK1
F	VBAT	IOVSS	GP14	GP12	GP13	DVSS	AVDD_18	IN2R	IN2L
E	SPKRP	SPK_V	DVSS	AVSS2	AVSS3	AVSS1	AVSS	IN3L	IN3R
D	SRVDD	SRVSS	LOR	HPVSS_SENSE	IN4R	IN1R/AUX2	IN1L/AUX1	VREF_SAR	VREF_AUDIO
C	SPKRM	SPKLM	AVDD4_18	LOL	AVDD2_18	MICBIAS	MICBIAS_EXT	AVDD1_18	IN4L
B	SLVSS	SLVDD	CPFCP	CPVSS	HPL	HVDD_18	RECM	RECP	MICDET
A	SPKLP	AVSS4	CPVDD_18	CPFCM	VNEG	HPR	RECVDD_33	RECVSS	AVDD3_33
	9	8	7	6	5	4	3	2	1

P0044-07

### Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
A1	AVDD3_33	P	3.3-V Power Supply for Micbias
A2	RECVSS	P	Receiver Driver Ground
A3	RECVDD_33	P	3.3-V Power Supply for Receiver Driver
A4	HPR	O	Right Headphone Output
A5	VNEG	I/O	Charge Pump Negative Supply
A6	CPFCM	I/O	Charge Pump Flying Capacitor M terminal
A7	CPVDD_18	P	Power Supply Input for Charge Pump

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
A8	AVSS4	P	Analog Ground for Class-D
A9	SPKLP	O	Left Channel P side Class-D Output
B1	MICDET	I/O	Headset Detection Pin
B2	RECP	O	Receiver Driver P side Output
B3	RECM	O	Receiver Driver M side Output
B4	HVDD_18	P	Headphone Amp Power Supply
B5	HPL	O	Left Headphone Output
B6	CPVSS	P	Charge Pump Ground
B7	CPFCP	I/O	Charge Pump Flying Capacitor P Terminal
B8	SLVDD	P	Left Channel Class-D Output Stage Power Supply
B9	SLVSS	P	Left Channel Class-D Output Stage Ground
C1	IN4L	I	Analog Input 4 Left
C2	AVDD1_18	P	1.8-V Analog Power Supply
C3	MICBIAS_EXT	O	Output Bias Voltage for Headset Microphone.
C4	MICBIAS	O	Output Bias Voltage for Microphone to be used for on-board Microphones
C5	AVDD2_18	P	1.8-V Analog Power Supply
C6	LOL	O	Left Line Output
C7	AVDD4_18	P	1.8-V Analog Power Supply for Class-D
C8	SPKLM	O	Left Channel M side Class-D Output
C9	SPKRM	O	Right Channel M side Class-D Output
D1	VREF_AUDIO	O	Analog Reference Filter Output
D2	VREF_SAR	I/O	SAR ADC Voltage Reference Input or Internal SAR ADC Voltage Reference Bypass Capacitor Pin
D3	IN1L/AUX1	I	Analog Input 1 Left, Auxiliary 1 Input to SAR ADC (Special Function: Left Channel High Impedance Input for Capacitive Sensor Measurement)
D4	IN1R/AUX2	I	Analog Input 1 Right, Auxiliary 2 Input to SAR ADC (Special Function: Right Channel High Impedance Input for Capacitive Sensor Measurement)
D5	IN4R	I	Analog Input 4 Right
D6	HPVSS_SENSE	I	Headphone Ground Sense Terminal
D7	LOR	O	Right Line Output
D8	SRVSS	P	Right Channel Class-D Output Stage Ground
D9	SRVDD	P	Right Channel Class-D Output Stage Power Supply
E1	IN3R	I	Analog Input 3 Right
E2	IN3L	I	Analog Input 3 Left
E3	AVSS	P	Analog Ground
E4	AVSS1	P	Analog Ground
E5	AVSS3	P	Analog Ground
E6	AVSS2	P	Analog Ground
E7	DVSS	P	Digital Ground
E8	SPK_V	P	Class-D Output Stage Power Supply (Connect to SRVDD through a Resistor)
E9	SPKRP	O	Right Channel P side Class-D Output
F1	IN2L	I	Analog Input 2 Left
F2	IN2R	I	Analog Input 2 Right
F3	AVDD_18	P	1.8-V Analog Power Supply
F4	DVSS	P	Digital Ground

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
F5	GPI3	I	Multi Function Digital Input 3
			Primary: (SPI_SELECT = 1)
			ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
			Secondary: (SPI_SELECT = 0)
			I <sup>2</sup> C Address Bit 1 (I2C_ADDR0, LSB)
F6	GPI2	I	Multi Function Digital Input 2
			Primary:
			General Purpose Input
			Secondary:
			Audio Serial Data Bus 1 Data Input Digital Microphone Data Input General Clock Input Low-Frequency Clock Input ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
F7	GPI4	I	Multi Function Digital Input 4
			Primary: (SPI_SELECT = 1)
			ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
			Secondary: (SPI_SELECT = 0)
			I <sup>2</sup> C Address Bit 2 (I2C_ADDR1, MSB)
F8	IOVSS	P	Digital I/O Buffer Ground
F9	VBAT	I	Battery Monitor Voltage Input
G1	MCLK1	I	Master Clock Input 1
G2	BCLK2	I/O	Primary:
			Audio Serial Data Bus 2 Bit Clock
			Secondary:
			General Purpose Input General Purpose Output General CLKOUT Output ADC MOD Clock Output SAR ADC Interrupt INT1 Output INT2 Output General Clock Input Low-Frequency Clock Input
G3	DIN2	I	Primary:
			Audio Serial Data Bus 2 Data Input
			Secondary:
			Digital Microphone Data Input General Purpose Input Low-Frequency Clock Input
G4	WCLK2	I/O	Primary:
			Audio Serial Data Bus 2 Word Clock
			Secondary:
			General Purpose Input General Purpose Output CLKOUT Output ADC MOD Clock Output SAR ADC Interrupt INT1 Output INT2 Output Low-Frequency Clock Input

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
G5	WCLK3	I/O	Primary: Audio Serial Data Bus 3 Word Clock Secondary: General Purpose Output General Purpose Input Low-Frequency Clock Input
G6	DIN3	I	Audio Serial Data Bus 3 Data Input
G7	SPI_SELECT	I	Control Interface Select SPI_SELECT = 1: SPI Interface selected SPI_SELECT = 0: I <sup>2</sup> C Interface selected
G8	RESET	I	Active Low Reset
G9	MCLK2	I	Master Clock 2 Primary: Clock Input Secondary: Digital Microphone Data Input Low-Frequency Clock Input
H1	BCLK1	I/O	Primary: Audio Serial Data Bus 1 Bit Clock Secondary: General Clock Input
H2	DOUT1	O	Primary: Audio Serial Data Bus 1 Data Output Secondary: General Purpose Output CLKOUT Output SAR ADC Interrupt INT1 Output INT2 Output
H3	IOVDD	P	Digital I/O Buffer Supply
H4	SCL	I/O	I <sup>2</sup> C Interface Serial Clock (SPI_SELECT = 0) SPI interface mode chip-select signal (SPI_SELECT = 1)
H5	SDA	I/O	I <sup>2</sup> C interface mode serial data input (SPI_SELECT = 0) SPI interface mode serial data input (SPI_SELECT = 1)
H6	GPO1	O	Multifunction Digital Output 1 Primary: (SPI_SELECT = 1) Serial Data Output Secondary: (SPI_SELECT = 0) General Purpose Output CLKOUT Output ADC MOD Clock Output SAR ADC Interrupt INT1 Output INT2 Output
H7	BCLK3	I/O	Primary: Audio Serial Data Bus 3 Bit Clock Secondary: General Purpose Input General Purpose Output Low-Frequency Clock Input



**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
H8	GPIO2	I/O	Multi Function Digital IO 2 Outputs: General Purpose Output ADC MOD Clock Output For Digital Microphone CLKOUT Output SAR ADC Interrupt INT1 Output INT2 Output Audio Serial Data Bus 1 Bit Clock Output ADC Word Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) Inputs: General Purpose Input Digital Microphone Data Input Audio Serial Data Bus 1 Bit Clock Input General Clock Input Low-Frequency Clock Input ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
H9	IOVDD	P	Digital I/O Buffer Supply
J1	DIN1	I	Primary: Audio Serial Data Bus 1 Data Input Secondary: General Clock Input Digital Microphone Data Input
J2	WCLK1	I/O	Primary: Audio Serial Data Bus 1 Word Clock Secondary: Low-Frequency Clock Input General CLKOUT Output
J3	DVDD	P	1.8V Digital Power Supply
J4	IOVSS	P	Digital I/O Buffer Ground
J5	GPI1	I	Multifunction Digital Input 1 Primary: (SPI_SELECT = 1) SPI Serial Clock Secondary: (SPI_SELECT = 0) Digital Microphone Data Input General Clock Input Low-Frequency Clock Input General Purpose Input ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
J6	DOUT2	O	Primary: Audio Serial Data Bus 2 Data Output Secondary: General Purpose Output ADC MOD Clock Output SAR ADC Interrupt INT1 Output INT2 Output

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
J7	DOUT3	O	Primary: Audio Serial Data Bus 3 Data Output Secondary: General Purpose Output Audio Serial Data Bus 1 Word Clock Output
J8	GPIO1	I/O	Multi Function Digital IO 1 Outputs: General Purpose Output ADC MOD Clock Output CLKOUT Output SAR ADC Interrupt INT1 Output INT2 Output Audio Serial Data Bus 1 Word Clock Output ADC Word Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) Inputs: General Purpose Input Digital Microphone Data Input Audio Serial Data Bus 1 Word Clock Input General Clock Input Low-Frequency Clock Input ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface) ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio Interface)
J9	DVDD	P	1.8V Digital Power Supply

## 8 Specifications

### 8.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
AVDD1_18, AVDD2_18, AVDD4_18, AVDD_18 to AVSS1, AVSS2, AVSS4, AVSS respectively <sup>(2)</sup>	-0.3	2.2	V
AVDD3_33 to AVSS3 and RECVDD_33 to RECVSS	-0.3	3.9	V
DVDD to DVSS	-0.3	2.2	V
IOVDD to IOVSS	-0.3	3.9	V
HVDD_18 to AVSS	-0.3	2.2	V
CPVDD_18 to CPVSS	-0.3	2.2	V
SLVDD to SLVSS, SRVDD to SRVSS, SPK_V to SRVSS <sup>(3)</sup>	-0.3	6	V
Digital input voltage to ground	IOVSS - 0.3	IOVDD + 0.3	V
Analog input voltage to ground	AVSS - 0.3	AVDDx_18 + 0.3	V
VBAT	-0.3	6	V
Operating temperature	-40	85	°C
Junction temperature (T <sub>J</sub> Max)		105	°C
Storage temperature	-55	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) TI recommends to keep all AVDDx\_18 supplies within ± 50 mV of each other.

(3) TI recommends to keep SLVDD, SRVDD, and SPK\_V supplies within ± 50 mV of each other.

## 8.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2400
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
AVDD1_18, AVDD2_18, AVDD4_18, AVDD_18	Power supply voltage range	Referenced to AVSS1, AVSS2, AVSS4, AVSS respectively <sup>(1)</sup> TI recommends connecting each of these supplies to a single supply rail.	1.5	1.8	1.95	V	
AVDD3_33, RECVDD_33		Referenced to AVSS3 and RECVSS respectively	1.65 <sup>(2)</sup>	3.3	3.6		
IOVDD		Referenced to IOVSS <sup>(1)</sup>	1.1		3.6		
DVDD <sup>(3)</sup>		Referenced to DVSS <sup>(1)</sup>		1.8	1.95		
CPVDD_18	Power supply voltage range	Referenced to CPVSS <sup>(1)</sup>	1.26	1.8	1.95	V	
HVDD_18		Referenced to AVSS <sup>(1)</sup>	Ground-centered configuration	1.5 <sup>(2)</sup>	1.8		1.95
			Unipolar configuration	1.65 <sup>(2)</sup>			3.6
SLVDD <sup>(1)</sup>	Power supply voltage range	Referenced to SLVSS <sup>(1)</sup>	2.7		5.5	V	
SRVDD <sup>(1)</sup>	Power supply voltage range	Referenced to SRVSS <sup>(1)</sup>	2.7		5.5	V	
SPK_V <sup>(1)</sup>	Power supply voltage range	Referenced to SRVSS <sup>(1)</sup>	2.7		5.5	V	
VREF_SAR	External voltage reference for SAR	Referenced to AVSS		1.8	AVDDx_18	V	
	PLL input frequency <sup>(4)</sup>	Clock divider uses fractional divide (D > 0), P=1, PLL_CLKIN_DIV=1, DVDD ≥ 1.65V (Refer to table in SLAU360, <i>Maximum TLV320AIC3212 Clock Frequencies</i> )	10		20	MHz	
		Clock divider uses integer divide (D = 0), P=1, PLL_CLKIN_DIV=1, DVDD ≥ 1.65V (Refer to table in SLAU360, <i>Maximum TLV320AIC3212 Clock Frequencies</i> )	0.512		20	MHz	
MCLK	Master clock frequency	MCLK; Master Clock Frequency; IOVDD ≥ 1.65V			50	MHz	
		MCLK; Master Clock Frequency; IOVDD ≥ 1.1V			33		
SCL	SCL clock frequency				400	kHz	
HPL, HPR	Stereo headphone output load resistance	Single-ended configuration	14.4	16		Ω	
SPKLP- SPKLM, SPKRP- SPKRM	Speaker output load resistance	Differential	7.2	8		Ω	
RECP-RECM	Receiver output resistance	Differential	24.4	32		Ω	
C <sub>IN</sub>	Charge pump input capacitor (CPVDD to CPVSS terminals)			10		μF	
C <sub>O</sub>	Charge pump output capacitor (VNEG terminal)	Type X7R		2.2		μF	

(1) All grounds on board are tied together, so they should not differ in voltage by more than 0.1 V max, for any combination of ground signals. AVDDx\_18 are within ±0.05 V of each other. SLVDD, SRVDD, and SPK\_V are within ±0.05 V of each other.

(2) Minimum voltage for HVDD\_18 and RECVDD\_33 should be greater than or equal to AVDD2\_18. Minimum voltage for AVDD3\_33 should be greater than or equal to AVDD1\_18 and AVDD2\_18.

(3) At DVDD values lower than 1.65 V, the PLL does not function. Please see table in SLAU360, *Maximum TLV320AIC3212 Clock Frequencies* for details on maximum clock frequencies.

(4) The PLL Input Frequency refers to clock frequency after PLL\_CLKIN\_DIV divider. Frequencies higher than 20 MHz can be sent as an input to this PLL\_CLKIN\_DIV and reduced in frequency prior to input to the PLL.

**Recommended Operating Conditions (continued)**

			MIN	NOM	MAX	UNIT
C <sub>F</sub>	Charge pump flying capacitor (CPFCP to CPFCM terminals)	Type X7R		2.2		μF
TOPR	Operating temperature range		-40		85	°C

**8.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		TLV320AIC3212	UNIT
		YZF (DSBGA)	
		81 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	39.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 8.5 Electrical Characteristics, SAR ADC

T<sub>A</sub> = 25°C; AVDD<sub>18</sub>, AVDDx<sub>18</sub>, HVDD<sub>18</sub>, CPVDD<sub>18</sub>, DVDD, IOVDD = 1.8 V; AVDD3<sub>33</sub>, RECVDD<sub>33</sub> = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SAR ADC INPUTS</b>						
Analog Input	Input voltage range	IN1L/AUX1 or IN1R/AUX2 Selected	0	VREF_SAR		V
	Input impedance		$1 \div (f \times C_{SAR\_IN})^{(1)}$			kΩ
	Input capacitance, C <sub>SAR_IN</sub>		25			pF
	Input leakage current		1			µA
Battery Input	VBAT Input voltage range	VBAT (Battery measurement) selected	2.2		5.5	V
	VBAT Input impedance		5			kΩ
	VBAT Input capacitance		25			pF
	VBAT Input leakage current		1			µA
<b>SAR ADC CONVERSION</b>						
	Resolution	Programmable: 8-bit, 10-bit, 12-bit	8		12	Bits
	No missing codes	12-bit resolution		11		Bits
IN1L/AUX1	Integral linearity	12-bit resolution, SAR ADC clock = Internal Oscillator Clock, Conversion clock = Internal Oscillator / 4, External Reference = 1.8V <sup>(2)</sup>		±1		LSB
	Offset error			±1		LSB
	Gain error			0.07%		
	Noise	DC voltage applied to IN1L/AUX1 = 1 V, SAR ADC clock = Internal Oscillator Clock, Conversion clock = Internal Oscillator / 4, External Reference = 1.8V <sup>(3)(2)</sup>		±1		LSB
VBAT	Accuracy	12-bit resolution, SAR ADC clock = Internal Oscillator Clock, Conversion clock = Internal Oscillator / 4, Internal Reference = 1.25V		2%		
	Offset error			±2		LSB
	Gain error			1.5%		
	Noise	DC voltage applied to VBAT = 3.6 V, 12-bit resolution, SAR ADC clock = Internal Oscillator Clock, Conversion clock = Internal Oscillator / 4, Internal Reference = 1.25V		±0.5		LSB
<b>CONVERSION RATE</b>						
	Normal conversion operation	12-bit resolution, SAR ADC clock = 12 MHz External Clock, Conversion clock = External Clock / 4, External Reference = 1.8V <sup>(2)</sup> . With Fast SPI reading of data.			119	kHz
	High-speed conversion operation	8-bit resolution, SAR ADC clock = 12 MHz External Clock, Internal Conversion clock = External Clock (Conversion accuracy is reduced.), External Reference = 1.8V <sup>(2)</sup> . With Fast SPI reading of data.			250	kHz
<b>VOLTAGE REFERENCE - VREF_SAR</b>						
Voltage range	Internal VREF_SAR			1.25±0.05		V
	External VREF_SAR		1.25		AVDDx <sub>18</sub>	V
Reference Noise	CM=0.9V, C <sub>ref</sub> = 1µF			32		µV <sub>RMS</sub>
Decoupling Capacitor				1		µF

(1) SAR input impedance is dependent on the sampling frequency (f designated in Hz), and the sampling capacitor is C<sub>SAR\_IN</sub> = 25 pF.

(2) When using External SAR reference, this external reference must be restricted V<sub>EXT\_SAR\_REF</sub> ≤ AVDD<sub>18</sub> and AVDD2<sub>18</sub>.

(3) Noise from external reference voltage is excluded from this measurement.

## 8.6 Electrical Characteristics, ADC

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO ADC (CM = 0.9 V)</b>						
	Input signal level (0dB)	Single-ended, CM = 0.9 V		0.5		V <sub>RMS</sub>
	Device Setup	1-kHz sine wave input, Single-ended Configuration IN2R to Right ADC and IN2L to Left ADC, R <sub>in</sub> = 20 k $\Omega$ , f <sub>s</sub> = 48 kHz, AOSR = 128, MCLK = 256*f <sub>s</sub> , PLL Disabled; AGC = OFF, Channel Gain = 0 dB, Processing Block = PRB_R1, Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted <sup>(1)</sup> (2)	Inputs AC-shorted to ground	85	93		dB
		IN1R, IN3R, IN4R each exclusively routed in separate tests to Right ADC and AC-shorted to ground IN1L, IN3L, IN4L each exclusively routed in separate tests to Left ADC and AC-shorted to ground		93		
DR	Dynamic range A-weighted <sup>(1)</sup> (2)	–60dB full-scale, 1-kHz input signal		93		dB
THD+N	Total Harmonic Distortion plus Noise	–3 dB full-scale, 1-kHz input signal		–87	–70	dB
		IN1R, IN3R, IN4R each exclusively routed in separate tests to Right ADC IN1L, IN3L, IN4L each exclusively routed in separate tests to Left ADC –3-dB full-scale, 1-kHz input signal		–87		
	Gain Error	1kHz sine wave input at -3dBFS, Single-ended configuration R <sub>in</sub> = 20 K f <sub>s</sub> = 48 kHz, AOSR=128, MCLK = 256* f <sub>s</sub> , PLL Disabled AGC = OFF, Channel Gain=0 dB, Processing Block = PRB_R1, Power Tune = PTM_R4, CM=0.9 V		0.1		dB
	Input Channel Separation	1kHz sine wave input at –3 dBFS, Single-ended configuration IN1L routed to Left ADC, IN1R routed to Right ADC, R <sub>in</sub> = 20 K AGC = OFF, AOSR = 128, Channel Gain=0 dB, CM=0.9 V		110		dB
	Input Pin Crosstalk	1-kHz sine wave input at –3 dBFS on IN2L, IN2L internally not routed. IN1L routed to Left ADC, AC-coupled to ground 1-kHz sine wave input at –3 dBFS on IN2R, IN2R internally not routed. IN1R routed to Right ADC, AC-coupled to ground Single-ended configuration R <sub>in</sub> = 20 k $\Omega$ , AOSR=128 Channel Gain=0 dB, CM=0.9 V		116		dB
	PSRR	217Hz, 100mVpp signal on AVDD_18, AVDDx_18 Single-ended configuration, Rin=20 k $\Omega$ , Channel Gain=0 dB; CM=0.9 V		59		dB
<b>AUDIO ADC (CM = 0.75 V)</b>						
	Input signal level (0dB)	Single-ended, CM=0.75 V, AVDD_18, AVDDx_18 = 1.5 V		0.375		V <sub>RMS</sub>
	Device Setup	1-kHz sine wave input, Single-ended Configuration IN2R to Right ADC and IN2L to Left ADC, R <sub>in</sub> = 20 K, f <sub>s</sub> = 48 kHz, AOSR = 128, MCLK = 256*f <sub>s</sub> , PLL Disabled; AGC = OFF, Channel Gain = 0 dB, Processing Block = PRB_R1, Power Tune = PTM_R4				

- (1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with pre-analyzer 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

**Electrical Characteristics, ADC (continued)**

T<sub>A</sub> = 25°C; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f<sub>S</sub> (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise ratio, A-weighted <sup>(1) (2)</sup>	Inputs AC-shortened to ground		91		dB
		IN1R, IN3R, IN4R each exclusively routed in separate tests to Right ADC and AC-shortened to ground IN1L, IN3L, IN4L each exclusively routed in separate tests to Left ADC and AC-shortened to ground		91		dB
DR	Dynamic range A-weighted <sup>(1) (2)</sup>	–60-dB full-scale, 1-kHz input signal		91		dB
THD+N	Total Harmonic Distortion plus Noise	–3-dB full-scale, 1-kHz input signal		–85		dB
<b>AUDIO ADC (Differential Input, CM = 0.9 V)</b>						
	Input signal level (0dB)	Differential, CM=0.9 V, AVDD_18, AVDDx_18 = 1.8 V		1		V <sub>RMS</sub>
	Device Setup	1-kHz sine wave input, Differential Configuration IN1L, IN1R Routed to Right ADC, IN2L, IN2R Routed to Left ADC R <sub>in</sub> = 20 kΩ, f <sub>s</sub> = 48 kHz, AOSR=128, MCLK = 256* f <sub>s</sub> , PLL Disabled, AGC = OFF, Channel Gain = 0 dB, Processing Block = PRB_R1, Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted <sup>(1) (2)</sup>	Inputs AC-shortened to ground		94		dB
DR	Dynamic range A-weighted <sup>(1) (2)</sup>	–60-dB full-scale, 1-kHz input signal		94		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1-kHz input signal		–88		dB
	Gain Error	1-kHz sine wave input at –3 dBFS, Differential configuration R <sub>in</sub> = 20 kΩ, f <sub>s</sub> = 48 kHz, AOSR=128, MCLK = 256* f <sub>s</sub> , PLL Disabled AGC = OFF, Channel Gain=0 dB, Processing Block = PRB_R1, Power Tune = PTM_R4, CM=0.9 V		0.1		dB
	Input Channel Separation	1kHz sine wave input at –3 dBFS, Differential configuration IN1L/IN1R differential signal routed to Right ADC, IN2L/IN2R differential signal routed to Left ADC, R <sub>in</sub> = 20 kΩ AGC = OFF, AOSR = 128, Channel Gain=0 dB, CM=0.9 V		107		dB
	Input Pin Crosstalk	1-kHz sine wave input at –3 dBFS on IN2L/IN2R, IN2L/IN2R internally not routed. IN1L/IN1R differentially routed to Right ADC, AC-coupled to ground 1-kHz sine wave input at –3 dBFS on IN2L/IN2R, IN2L/IN2R internally not routed. IN3L/IN3R differentially routed to Left ADC, AC-coupled to ground Differential configuration R <sub>in</sub> = 20 kΩ, AOSR=128 Channel Gain=0 dB, CM=0.9 V		109		dB
	PSRR	217 Hz, 100 mVpp signal on AVDD_18, AVDDx_18 Differential configuration, Rin=20 K, Channel Gain=0 dB; CM=0.9 V		59		dB
<b>AUDIO ADC</b>						
ADC programmable gain amplifier gain		IN1 - IN3, Single-Ended, Rin = 10 K, PGA gain set to 0 dB		0		dB
		IN1 - IN3, Single-Ended, Rin = 10 K, PGA gain set to 47.5 dB		47.5		dB
		IN1 - IN3, Single-Ended, Rin = 20 K, PGA gain set to 0 dB		–6		dB
		IN1 - IN3, Single-Ended, Rin = 20 K, PGA gain set to 47.5 dB		41.5		dB
		IN1 - IN3, Single-Ended, Rin = 40 K, PGA gain set to 0 dB		–12		dB
		IN1 - IN3, Single-Ended, Rin = 40 K, PGA gain set to 47.5 dB		35.5		dB
		IN4, Single-Ended, Rin = 20 K, PGA gain set to 0 dB		–6		dB
		IN4, Single-Ended, Rin = 20 K, PGA gain set to 47.5 dB		41.5		dB
ADC programmable gain amplifier step size		1-kHz tone		0.5		dB

## 8.7 Electrical Characteristics, Bypass Outputs

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG BYPASS TO RECEIVER AMPLIFIER, DIRECT MODE</b>					
Device Setup	Load = 32 $\Omega$ (differential), 56pF; Input CM=0.9V; Output CM=1.65V; IN1L routed to RECP and IN1R routed to RECM; Channel Gain=0dB				
Full scale differential input voltage (0dB)			1		V <sub>RMS</sub>
Gain Error	707mVrms (-3dBFS), 1-kHz input signal		0.5		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R ac-short to ground		13		$\mu\text{V}_{\text{RMS}}$
THD+N Total Harmonic Distortion plus Noise	707mVrms (-3dBFS), 1-kHz input signal		-88		dB
<b>ANALOG BYPASS TO HEADPHONE AMPLIFIER, PGA MODE</b>					
Device Setup	Load = 16 $\Omega$ (single-ended), 56 pF; HVDD_18 = 3.3 V Input CM=0.9 V; Output CM=1.65 V IN1L routed to ADCPGA_L, ADCPGA_L routed through MAL to HPL; and IN1R routed to ADCPGA_R, ADCPGA_R routed through MAR to HPR; R <sub>in</sub> = 20 K; Channel Gain = 0 dB				
Full scale input voltage (0 dB)			0.5		V <sub>RMS</sub>
Gain Error	446 mVrms (-1dBFS), 1-kHz input signal		-1.2		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R AC-short to ground		6		$\mu\text{V}_{\text{RMS}}$
THD+N Total Harmonic Distortion plus Noise	446 mVrms (-1dBFS), 1-kHz input signal		-81		dB
<b>ANALOG BYPASS TO HEADPHONE AMPLIFIER (GROUND-CENTERED CIRCUIT CONFIGURATION), PGA MODE</b>					
Device Setup	Load = 16 $\Omega$ (single-ended), 56 pF; Input CM=0.9 V; IN1L routed to ADCPGA_L, ADCPGA_L routed through MAL to HPL; and IN1R routed to ADCPGA_R, ADCPGA_R routed through MAR to HPR; R <sub>in</sub> = 20 K; Channel Gain = 0 dB				
Full scale input voltage (0dB)			0.5		V <sub>RMS</sub>
Gain Error	446 mVrms (-1dBFS), 1-kHz input signal		-1		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R ac-short to ground		11		$\mu\text{V}_{\text{RMS}}$
THD+N Total Harmonic Distortion plus Noise	446mVrms (-1dBFS), 1-kHz input signal		-67		dB
<b>ANALOG BYPASS TO LINE-OUT AMPLIFIER, PGA MODE</b>					
Device Setup	Load = 10KOhm (single-ended), 56pF; Input and Output CM=0.9V; IN1L routed to ADCPGA_L and IN1R routed to ADCPGA_R; Rin = 20k ADCPGA_L routed through MAL to LOL and ADCPGA_R routed through MAR to LOR; Channel Gain = 0dB				
Full scale input voltage (0dB)			0.5		V <sub>RMS</sub>
Gain Error	446mVrms (-1dBFS), 1-kHz input signal		-0.7		dB

(1) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



## Electrical Characteristics, Bypass Outputs (continued)

T<sub>A</sub> = 25°C; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R ac-shorted to ground		6		µV <sub>RMS</sub>
	Channel Gain=40dB, Inputs ac-shorted to ground, Input Referred		3		µV <sub>RMS</sub>
<b>ANALOG BYPASS TO LINE-OUT AMPLIFIER, DIRECT MODE</b>					
Device Setup	Load = 10 kΩ (single-ended), 56 pF; Input and Output CM=0.9 V; IN1L routed to LOL and IN1R routed to LOR; Channel Gain = 0 dB				
Full scale input voltage (0dB)			0.5		V <sub>RMS</sub>
Gain Error	446mVrms (-1dBFS), 1-kHz input signal		-0.3		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R AC-shorted to ground		3		µV <sub>RMS</sub>

## 8.8 Electrical Characteristics, Microphone Interface

T<sub>A</sub> = 25°C; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MICROPHONE BIAS (MICBIAS or MICBIAS_EXT)</b>					
Bias voltage	CM=0.9V, AVDD3_33 = 1.8 V				
	Micbias Mode 0		1.63		V
	Micbias Mode 3		AVDD3_33		V
	CM=0.75V, AVDD3_33 = 1.8 V				
	Micbias Mode 0		1.36		V
	Micbias Mode 3		AVDD3_33		V
<b>MICROPHONE BIAS (MICBIAS or MICBIAS_EXT)</b>					
Bias voltage	CM=0.9 V, AVDD3_33 = 3.3 V				
	Micbias Mode 0		1.63		V
	Micbias Mode 1		2.36		V
	Micbias Mode 2		2.91		V
	Micbias Mode 3		AVDD3_33		V
	CM=0.75 V, AVDD3_33 = 3.3 V				
	Micbias Mode 0		1.36		V
	Micbias Mode 1		1.97		V
	Micbias Mode 2		2.42		V
	Micbias Mode 3		AVDD3_33		V
Output Noise	CM=0.9V, Micbias Mode 2, A-weighted, 20-Hz to 20-kHz bandwidth, Current load = 0 mA.		26		µV <sub>RMS</sub>
Current Sourcing	Micbias Mode 0 (CM=0.9V) <sup>(1)</sup>		3		mA
	Micbias Mode 1 or Micbias Mode 2 (CM=0.9 V) <sup>(2)</sup>		7		mA
Inline Resistance	Micbias Mode 3		63.6		Ω

(1) To provide 3 mA, Micbias Mode 0 voltage yields typical voltage of 1.60 V for Common Mode of 0.9 V.

(2) To provide 7 mA, Micbias Mode 1 voltage yields typical voltage of 2.31 V, and Micbias Mode 2 voltage yields typical voltage of 2.86 V for Common Mode of 0.9 V.

## 8.9 Electrical Characteristics, Audio DAC Outputs

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT</b>						
Device Setup		Load = 10 k $\Omega$ (single-ended), 56 pF Input & Output CM=0.9 V DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain = 0 dB, Processing Block = PRB_P1, Power Tune = PTM_P4				
	Full scale output voltage (0dB)			0.5		V <sub>RMS</sub>
SNR	Signal-to-noise ratio A-weighted <sup>(1) (2)</sup>	All zeros fed to DAC input	85	101		dB
DR	Dynamic range, A-weighted <sup>(1) (2)</sup>	–60-dB 1-kHz input full-scale signal, Word length=20 bits		101		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1-kHz input signal		–88		dB
	DAC Gain Error	–3dB full-scale, 1-kHz input signal		0.1		dB
	DAC Mute Attenuation	Mute		119		dB
	DAC channel separation	–1 dB, 1kHz signal, between left and right Line out		108		dB
DAC PSRR		100mVpp, 1kHz signal applied to AVDD_18, AVDDx_18		71		dB
		100mVpp, 217Hz signal applied to AVDD_18, AVDDx_18		71		dB
<b>AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT</b>						
Device Setup		Load = 10 k $\Omega$ (single-ended), 56pF Input & Output CM=0.75V; AVDD_18, AVDDx_18, HVDD_18=1.5V DOSR = 128 MCLK=256* fs Channel Gain = 0dB Processing Block = PRB_P1 Power Tune = PTM_P4				
	Full scale output voltage (0dB)			0.375		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(1) (2)</sup>	All zeros fed to DAC input		99		dB
DR	Dynamic range, A-weighted <sup>(1) (2)</sup>	–60dB 1 kHz input full-scale signal, Word length=20 bits		99		dB
THD+N	Total Harmonic Distortion plus Noise	–3 dB full-scale, 1-kHz input signal		–88		dB
<b>AUDIO DAC – MONO DIFFERENTIAL LINE OUTPUT</b>						
Device Setup		Load = 10 k $\Omega$ (differential), 56pF Input & Output CM=0.9V, LOL signal routed to LOR amplifier DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain = 0dB, Processing Block = PRB_P1, Power Tune = PTM_P4				
	Full scale output voltage (0dB)			1		V <sub>RMS</sub>
SNR	Signal-to-noise ratio A-weighted <sup>(1) (2)</sup>	All zeros fed to DAC input		101		dB
DR	Dynamic range, A-weighted <sup>(1) (2)</sup>	–60dB 1kHz input full-scale signal,		101		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1-kHz input signal		–86		dB
	DAC Gain Error	–3dB full-scale, 1-kHz input signal		0.1		dB

- (1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

**Electrical Characteristics, Audio DAC Outputs (continued)**

T<sub>A</sub> = 25°C; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f<sub>S</sub> (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Mute Attenuation		Mute		97		dB
DAC PSRR		100mVpp, 1kHz signal applied to AVDD_18, AVDDx_18		62		dB
		100mVpp, 217Hz signal applied to AVDD_18, AVDDx_18		63		dB
<b>AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT (GROUND-CENTERED CIRCUIT CONFIGURATION)</b>						
Device Setup		Load = 16Ω (single-ended), 56pF, Input CM=0.9V; DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain = 0dB, Processing Block = PRB_P1, Power Tune = PTM_P3, Headphone Output Strength=100%				
Output 1	Output voltage			0.5		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)</sup> (4)	All zeros fed to DAC input	80	94		dB
DR	Dynamic range, A-weighted <sup>(3)</sup> (4)	-60dB 1 kHz input full-scale signal		93		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal		-71	-55	dB
DAC Gain Error		-3dB, 1kHz input full scale signal		-0.2		dB
DAC Mute Attenuation		Mute		92		dB
DAC channel separation		-3dB, 1kHz signal, between left and right HP out		83		dB
DAC PSRR		100mVpp, 1kHz signal applied to AVDD_18, AVDD1x_18		55		dB
		100mVpp, 217Hz signal applied to AVDD_18, AVDD1x_18		55		dB
Power Delivered		THDN ≤ -40dB, Load = 16Ω		15		mW
Output 2	Output voltage	Load = 16Ω (single-ended), Channel Gain = 5dB		0.8		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)</sup> (4)	All zeros fed to DAC input, Load = 16Ω		96		dB
Power Delivered		THDN ≤ -40dB, Load = 16Ω		24		mW
Output 3	Output voltage	Load = 32Ω (single-ended), Channel Gain = 5dB		0.9		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)</sup> (4)	All zeros fed to DAC input, Load = 32Ω		97		dB
Power Delivered		THDN ≤ -40dB, Load = 32Ω		22		mW
<b>AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT (UNIPOLAR CIRCUIT CONFIGURATION)</b>						
Device Setup		Load = 16Ω (single-ended), 56pF Input & Output CM=0.9V, DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain=0dB Processing Block = PRB_P1 Power Tune = PTM_P4 Headphone Output Control = 100%				
Full scale output voltage (0dB)				0.5		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)</sup> (4)	All zeros fed to DAC input		100		dB
DR	Dynamic range, A-weighted <sup>(3)</sup> (4)	-60dB 1kHz input full-scale signal, Power Tune = PTM_P4		100		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal		-79		dB
DAC Gain Error		-3dB, 1kHz input full scale signal		-0.2		dB

(3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(4) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

**Electrical Characteristics, Audio DAC Outputs (continued)**

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Mute Attenuation	Mute		119		dB
DAC channel separation	-1dB, 1kHz signal, between left and right HP out		88		dB
DAC PSRR	100mVpp, 1kHz signal applied to AVDD_18, AVDD1x_18		64		dB
	100mVpp, 217Hz signal applied to AVDD_18, AVDD1x_18		70		dB
Power Delivered	$R_L=16\Omega$ THDN $\leq$ -40dB, Input CM=0.9V, Output CM=0.9V		15		mW
<b>AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT (UNIPOLAR CIRCUIT CONFIGURATION)</b>					
Device Setup	Load = 16 $\Omega$ (single-ended), 56pF, Input & Output CM=0.75V; AVDD_18, AVDDx_18, HVDD_18=1.5V, DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain = 0dB, Processing Block = PRB_P1, Power Tune = PTM_P4 Headphone Output Control = 100%				
Full scale output voltage (0dB)			0.375		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup>	All zeros fed to DAC input	99		dB
DR	Dynamic range, A-weighted <sup>(3) (4)</sup>	-60dB 1 kHz input full-scale signal	99		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal	-77		dB
<b>AUDIO DAC – MONO DIFFERENTIAL RECEIVER OUTPUT</b>					
Device Setup	Load = 32 $\Omega$ (differential), 56pF, Output CM=1.65V, AVDDx_18=1.8V, DOSR = 128 MCLK=256* f <sub>s</sub> , Left DAC routed to LOL to RECP, LOL signal routed to LOR to RECM, Channel (Receiver Driver) Gain = 6dB for full scale output signal, Processing Block = PRB_P4, Power Tune = PTM_P4				
Full scale output voltage (0dB)			2		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup>	All zeros fed to DAC input	90	99	dB
DR	Dynamic range, A-weighted <sup>(3) (4)</sup>	-60dB 1kHz input full-scale signal	97		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal	-81		dB
DAC PSRR	100mVpp, 1kHz signal applied to AVDD_18, AVDD1x_18		56		dB
	100mVpp, 217Hz signal applied to AVDD_18, AVDD1x_18		58		dB
Power Delivered	$R_L=32\Omega$ THDN $\leq$ -40dB, Input CM=0.9V, Output CM=1.65V		117		mW

## 8.10 Electrical Characteristics, Class-D Outputs

T<sub>A</sub> = 25°C; AVDD<sub>18</sub>, AVDD<sub>x18</sub>, HVDD<sub>18</sub>, CPVDD<sub>18</sub>, DVDD, IOVDD = 1.8 V; AVDD<sub>33</sub>, RECVD<sub>33</sub> = 3.3 V; SLVDD, SRVDD, SPK<sub>V</sub> = 3.6 V; f<sub>S</sub> (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF<sub>SAR</sub> and VREF<sub>AUDIO</sub> pins; PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>DAC OUTPUT to CLASS-D SPEAKER OUTPUT; Load = 8 Ω (Differential), 56pF+33μH</b>							
	Output voltage	SLVDD=SRVDD=3.6V, BTL measurement, DAC input = 0dBFS, class-D gain = 12dB, THD+N ≤ -20dB, CM=0.9V			2.67		V <sub>RMS</sub>
SNR	Signal-to-noise ratio	SLVDD=SRVDD=3.6V, BTL measurement, class-D gain = 6dB, measured as idle-channel noise, A-weighted (with respect to full-scale output value of 2 V <sub>rms</sub> ) <sup>(1)</sup> (2), CM=0.9V			91		dB
THD	Total harmonic distortion	SLVDD=SRVDD=3.6V, BTL measurement, DAC input = 0dBFS, class-D gain = 6dB, CM=0.9V			-66		dB
THD+N	Total harmonic distortion + noise	SLVDD=SRVDD=3.6V, BTL measurement, DAC input = 0dBFS, class-D gain = 6dB, CM=0.9V			-66		dB
PSRR	Power-supply rejection ratio	SLVDD=SRVDD=3.6V, BTL measurement, ripple on SPKVDD = 200 mVp-p at 1 kHz, CM=0.9V			67		dB
		SLVDD=SRVDD=3.6V, BTL measurement, ripple on SPKVDD = 200 mVp-p at 217 Hz, CM=0.9V			67		dB
	Mute attenuation	Analog Mute Only			102		dB
P <sub>O</sub>	Maximum output power	THD+N = 10%, f = 1 kHz, Class-D Gain = 12 dB, CM = 0.9 V, R <sub>L</sub> = 8 Ω	SLVDD = SRVDD = 3.6 V		0.72		W
			SLVDD = SRVDD = 4.2 V		1.00		
			SLVDD = SRVDD = 5.5 V		1.70		
		THD+N = 1%, f = 1 kHz, Class-D Gain = 12 dB, CM = 0.9 V, R <sub>L</sub> = 8 Ω	SLVDD = SRVDD = 3.6 V		0.58		
			SLVDD = SRVDD = 4.2 V		0.80		
			SLVDD = SRVDD = 5.5 V		1.37		
<b>DAC OUTPUT to CLASS-D SPEAKER OUTPUT; Load = 8 Ω (Differential), 56pF+33μH</b>							
	Output voltage	SLVDD=SRVDD=5.0V, BTL measurement, DAC input = 0dBFS, class-D gain = 12dB, THD+N ≤ -20dB, CM=0.9V			3.46		V <sub>RMS</sub>
SNR	Signal-to-noise ratio	SLVDD=SRVDD=5.0V, BTL measurement, class-D gain = 6dB, measured as idle-channel noise, A-weighted (with respect to full-scale output value of 2 V <sub>rms</sub> ) <sup>(1)</sup> (2), CM=0.9V			91		
THD	Total harmonic distortion	SLVDD=SRVDD=5.0V, BTL measurement, DAC input = 0dBFS, class-D gain = 6dB, CM=0.9V			-70		
THD+N	Total harmonic distortion + noise	SLVDD=SRVDD=5.0V, BTL measurement, DAC input = 0dBFS, class-D gain = 6dB, CM=0.9V			-70		
PSRR	Power-supply rejection ratio	SLVDD=SRVDD=5.0V, BTL measurement, ripple on SPKVDD = 200mVp-p at 1kHz, CM=0.9V			67		
		SLVDD=SRVDD=5.0V, BTL measurement, ripple on SPKVDD = 200 mVp-p at 217 Hz, CM=0.9V			67		
	Mute attenuation	Analog Mute Only			102		dB
P <sub>O</sub>	Maximum output power	THD+N = 10%, f = 1 kHz, Class-D Gain = 12 dB, CM = 0.9 V, R <sub>L</sub> = 8 Ω	SLVDD = SRVDD = 5.0 V		1.41		W

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

## 8.11 Electrical Characteristics, Miscellaneous

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>REFERENCE - VREF_AUDIO</b>					
Reference Voltage Settings	CMMMode = 0 (0.9V)		0.9		V
	CMMMode = 1 (0.75V)		0.75		
Reference Noise	CM=0.9V, A-weighted, 20Hz to 20kHz bandwidth, $C_{ref} = 1\mu\text{F}$		1.2		$\mu\text{V}_{\text{RMS}}$
Decoupling Capacitor			1		$\mu\text{F}$
Bias Current			99		$\mu\text{A}$
<b>SHUTDOWN POWER</b>					
Device Setup	粗调 AVDD 电源被关闭，所有外部模拟电源供电并被设置为可用，无外部数字输入被触发时，寄存器值将被保留。				
$P(\text{total})^{(1)}$	Sum of all supply currents, all supplies at 1.8 V except for SLVDD = SRVDD = SPK_V = 3.6 V and RECVDD_33 = AVDD3_33 = 3.3 V		9.8		$\mu\text{W}$
I(DVDD)			2.6		$\mu\text{A}$
I(IOVDD)			0.15		$\mu\text{A}$
I(AVDD1_18, AVDD2_18, AVDD4_18, AVDD_18, HVDD_18, CPVDD_18)			1.15		$\mu\text{A}$
I(RECVDD_33, AVDD3_33)			0.15		$\mu\text{A}$
I(SLVDD, SRVDD, SPK_V)			0.5		$\mu\text{A}$

(1) For further details on playback and recording power consumption, refer to Powertune section in SLAU360.

## 8.12 Electrical Characteristics, Logic Levels

$T_A = 25^\circ\text{C}$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8 V; AVDD3\_33, RECVDD\_33 = 3.3 V; SLVDD, SRVDD, SPK\_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1  $\mu\text{F}$  on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LOGIC FAMILY (CMOS)</b>					
$V_{IH}$ Logic Level	$I_{IH} = 5\mu\text{A}$ , IOVDD > 1.65 V	$0.7 \times \text{IOVDD}$			V
	$I_{IH} = 5\mu\text{A}$ , $1.2\text{ V} \leq \text{IOVDD} < 1.65\text{ V}$	$0.9 \times \text{IOVDD}$			V
	$I_{IH} = 5\mu\text{A}$ , IOVDD < 1.2 V	IOVDD			V
$V_{IL}$	$I_{IL} = 5\mu\text{A}$ , IOVDD > 1.65 V	-0.3	$0.3 \times \text{IOVDD}$		V
	$I_{IL} = 5\mu\text{A}$ , $1.2\text{ V} \leq \text{IOVDD} < 1.65\text{ V}$		$0.1 \times \text{IOVDD}$		V
	$I_{IL} = 5\mu\text{A}$ , IOVDD < 1.2 V		0		V
$V_{OH}$	$I_{OH} = 3\text{-mA load}$ , IOVDD > 1.65 V	$0.8 \times \text{IOVDD}$			V
	$I_{OH} = 1\text{-mA load}$ , IOVDD < 1.65 V	$0.8 \times \text{IOVDD}$			V
$V_{OL}$	$I_{OL} = 3\text{-mA load}$ , IOVDD > 1.65 V		$0.1 \times \text{IOVDD}$		V
	$I_{OL} = 1\text{-mA load}$ , IOVDD < 1.65 V		$0.1 \times \text{IOVDD}$		V
Capacitive Load			10		pF

### 8.13 Audio Data Serial Interface Timing (I<sup>2</sup>S): I<sup>2</sup>S/LJF/RJF Timing in Master Mode

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

**WCLK** represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. Specifications are at 25° C with DVDD = 1.8 V and IOVDD = 1.8 V. (See Figure 1)

PARAMETER		IOVDD=1.8 V		IOVDD=3.3 V		UNIT
		MIN	MAX	MIN	MAX	
$t_d(WS)$	WCLK delay		22		20	ns
$t_d(DO-WS)$	WCLK to DOUT delay (For LJF Mode only)		22		20	ns
$t_d(DO-BCLK)$	BCLK to DOUT delay		22		20	ns
$t_s(DI)$	DIN setup	4		4		ns
$t_h(DI)$	DIN hold	4		4		ns
$t_r$	BCLK Rise time		10		8	ns
$t_f$	BCLK Fall time		10		8	ns




Figure 1. I<sup>2</sup>S/LJF/RJF Timing in Master Mode

### 8.14 Audio Data Serial Interface Timing (I<sup>2</sup>S): I<sup>2</sup>S/LJF/RJF Timing in Slave Mode

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

**WCLK** represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. Specifications are at 25° C with DVDD = 1.8 V and IOVDD = 1.8 V. (See [Figure 2](#))

PARAMETER		IOVDD=1.8 V		IOVDD=3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>H</sub> (BCLK)	BCLK high period	30		30		ns
t <sub>L</sub> (BCLK)	BCLK low period	30		30		ns
t <sub>s</sub> (WS)	WCLK setup	4		4		ns
t <sub>h</sub> (WS)	WCLK hold	4		4		ns
t <sub>d</sub> (DO-WS)	WCLK to DOUT delay (For LJF mode only)		22		20	ns
t <sub>d</sub> (DO-BCLK)	BCLK to DOUT delay		22		20	ns
t <sub>s</sub> (DI)	DIN setup	4		4		ns
t <sub>h</sub> (DI)	DIN hold	4		4		ns
t <sub>r</sub>	BCLK Rise time		5		4	ns
t <sub>f</sub>	BCLK Fall time		5		4	ns




Figure 2. I<sup>2</sup>S/LJF/RJF Timing in Slave Mode



### 8.15 Typical DSP Timing: DSP/Mono PCM Timing in Master Mode

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

Specifications are at 25° C with DVDD = 1.8 V. (See [Figure 3](#))

PARAMETER		IOVDD=1.8 V		IOVDD=3.3 V		UNIT
		MIN	MAX	MIN	MAX	
$t_d$ (WS)	WCLK delay		22		20	ns
$t_d$ (DO-BCLK)	BCLK to DOUT delay		22		20	ns
$t_s$ (DI)	DIN setup	4		4		ns
$t_h$ (DI)	DIN hold	4		4		ns
$t_r$	BCLK Rise time		10		8	ns
$t_f$	BCLK Fall time		10		8	ns




Figure 3. DSP/Mono PCM Timing in Master Mode

### 8.16 Typical DSP Timing: DSP/Mono PCM Timing in Slave Mode

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

Specifications are at 25° C with DVDD = 1.8 V. (See [Figure 4](#))

PARAMETER		IOVDD=1.8 V		IOVDD=3.3 V		UNIT
		MIN	MAX	MIN	MAX	
$t_H$ (BCLK)	BCLK high period	30		30		ns
$t_L$ (BCLK)	BCLK low period	30		30		ns
$t_s$ (WS)	WCLK setup	4		4		ns
$t_h$ (WS)	WCLK hold	4		4		ns
$t_d$ (DO-BCLK)	BCLK to DOUT delay		22		20	ns
$t_s$ (DI)	DIN setup	5		5		ns
$t_h$ (DI)	DIN hold	5		5		ns
$t_r$	BCLK Rise time		5		4	ns
$t_f$	BCLK Fall time		5		4	ns




Figure 4. DSP/Mono PCM Timing in Slave Mode

### 8.17 I<sup>2</sup>C Interface Timing

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3. (See Figure 5)

PARAMETER	STANDARD-MODE			FAST-MODE			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.		4.0		0.8		µs
t <sub>LOW</sub>	LOW period of the SCL clock		4.7		1.3		µs
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0		0.6		µs
t <sub>SU;STA</sub>	Setup time for a repeated START condition		4.7		0.8		µs
t <sub>HD;DAT</sub>	Data hold time: For I2C bus devices		0	3.45	0	0.9	µs
t <sub>SU;DAT</sub>	Data set-up time		250		100		ns
t <sub>r</sub>	SDA and SCL Rise Time			1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f</sub>	SDA and SCL Fall Time			300	20+0.1C <sub>b</sub>	300	ns
t <sub>SU;STO</sub>	Set-up time for STOP condition		4.0		0.8		µs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		4.7		1.3		µs
C <sub>b</sub>	Capacitive load for each bus line			400		400	pF




Figure 5. I<sup>2</sup>C Interface Timing Diagram

### 8.18 SPI Timing

**Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

$\overline{SS}$  = SCL pin, **SCLK** = GPI1 pin, **MISO** = GPO1 pin, and **MOSI** = SDA pin. Specifications are at 25° C with DVDD = 1.8 V. (See Figure 6)

PARAMETER	IOVDD=1.8 V			IOVDD=3.3 V			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{sck}$ SCLK Period <sup>(1)</sup>	50			40			ns
$t_{sckh}$ SCLK Pulse width High	25			20			ns
$t_{sckl}$ SCLK Pulse width Low	25			20			ns
$t_{lead}$ Enable Lead Time	25			20			ns
$t_{trail}$ Enable Trail Time	25			20			ns
$t_{d,seqxfr}$ Sequential Transfer Delay	25			20			ns
$t_a$ Slave DOUT (MISO) access time			25			20	ns
$t_{dis}$ Slave DOUT (MISO) disable time			25			20	ns
$t_{su}$ DIN (MOSI) data setup time	8			8			ns
$t_{h,DIN}$ DIN (MOSI) data hold time	8			8			ns
$t_{v,DOUT}$ DOUT (MISO) data valid time			20			14	ns
$t_r$ SCLK Rise Time			4			4	ns
$t_f$ SCLK Fall Time			4			4	ns

(1) These parameters are based on characterization and are not tested in production.









Figure 6. SPI Timing Diagram

## 8.19 Typical Characteristics

### 8.19.1 Audio ADC Performance



### 8.19.2 Audio DAC Performance



Audio DAC Performance (continued)




Figure 12. DAC to Headphone Output (GCHP) FFT Amplitude at -3 dBFS vs Frequency 32-Ω Load




Figure 13. DAC to Differential Receiver Output FFT Amplitude at -3 dBFS vs Frequency 32Ω Load




Figure 14. Total Harmonic Distortion+Noise vs Headphone (GCHP) Output Power 9-dB Gain




Figure 15. Total Harmonic Distortion+Noise vs Differential Receiver Output Power 32-Ω Load







Figure 16. Differential Receiver SNR and Output Power vs Output Common Mode Setting 32-Ω Load

8.19.3 Class-D Driver Performance



8.19.4 MICBIAS Performance



9 Parameter Measurement Information

All parameters are measured according to the conditions described in [Specifications](#).

## 10 Detailed Description

### 10.1 Overview

The TLV320AIC3212 device is a flexible, highly-integrated, low-power, low-voltage stereo audio codec with digital microphone inputs and programmable outputs, PowerTune capabilities, selectable audio-processing blocks, fixed predefined and parameterizable signal processing blocks, integrated PLL, and flexible digital audio interfaces. The device is intended for applications in mobile handsets, tablets, eBooks, portable navigation devices, portable media player, portable gaming systems, and portable computing. Available in a 4.81mm x 4.81mm 81-ball WCSP (YZF) Package, the device includes an extensive register-based control of power, input/output channel configuration, gains, effects, pin-multiplexing and clocks, allowing the codec to be precisely targeted to its application.


The TLV320AIC3212 consists of the following blocks:

- 5.6-mW Stereo Audio ADC with 93dB SNR
- 2.7-mW Stereo 48kHz DAC Playback
- 30-mW DirectPath Headphone Driver
- 128-mW Differential Receiver Output Driver
- Stereo Class-D Speaker Drivers
- Programmable 12-Bit SAR ADC
- SPI and I2C Control Interfaces
- Three Independent Digital Audio Serial Interfaces
- Programmable PLL Generator

The TLV320AIC3212 features PowerTune to trade power dissipation versus performance. This mechanism has many modes that can be selected at the time of device configuration.



### 10.2 Functional Block Diagram



aic3212\_bl\_diag

## 10.3 Feature Description

### 10.3.1 Device Connections

#### 10.3.1.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are hardware-control pins  $\overline{\text{RESET}}$  and SPI\_SELECT pin. Depending on the state of SPI\_SELECT, four pins SCL, SDA, GPO1, and GPI1 are configured for either I<sup>2</sup>C or SPI protocol. Only in I<sup>2</sup>C mode, GPI3 and GPI4 provide four possible I<sup>2</sup>C addresses for the TLV320AIC3212.

Other digital IO pins can be configured for various functions via register control.

#### 10.3.1.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

The possible analog routings of analog input pins to ADCs and output amplifiers as well as the routing from DACs to output amplifiers can be seen in the Analog Routing Diagram.

#### 10.3.1.3 Multifunction Pins

Table 1 show the possible allocation of pins for specific functions.

**Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, BCLK2, DIN2, and DOUT2**

		1	2	3	4	5	6	7	8	9	10
	PIN FUNCTION	MCLK1	MCLK2	WCLK1	BCLK1	DIN1	DOUT1	WCLK2	BCLK2	DIN2	DOUT2
A	INT1 Output						E	E	E		E
B	INT2 Output						E	E	E		E
C	SAR ADC Interrupt						E	E	E		E
D	CLOCKOUT Output			E			E	E	E		
E	ADC_MOD_CLOCK Output							E	E		E
F	Single DOUT for ASI1						E, D				
F	Single DOUT for ASI2										E, D
F	Single DOUT for ASI3										
I	General Purpose Output (via Reg)						E <sup>(1)</sup>	E	E		E
F	Single DIN for ASI1					E, D <sup>(2)</sup>					
F	Single DIN for ASI2									E, D	
F	Single DIN for ASI3										
J	Digital Mic Data		E			E				E	

(1) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example, if DOUT1 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time)

(2) D: Default Function

**Feature Description (continued)**
**Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, BCLK2, DIN2, and DOUT2 (continued)**

		1	2	3	4	5	6	7	8	9	10
	PIN FUNCTION	MCLK1	MCLK2	WCLK1	BCLK1	DIN1	DOUT1	WCLK2	BCLK2	DIN2	DOUT2
<b>K</b>	Input to PLL_CLKIN	S <sup>(3)</sup> , D	S		S <sup>(4)</sup>	S			S <sup>(4)</sup>		
<b>L</b>	Input to ADC_CLKIN	S <sup>(3)</sup> , D	S		S <sup>(4)</sup>				S <sup>(4)</sup>		
<b>M</b>	Input to DAC_CLKIN	S <sup>(3)</sup> , D	S		S <sup>(4)</sup>				S <sup>(4)</sup>		
<b>N</b>	Input to CDIV_CLKIN	S <sup>(3)</sup> , D	S		S	S			S		
<b>O</b>	Input to LFR_CLKIN	S <sup>(3)</sup> , D	S	S				S	S	S	
<b>P</b>	Input to HF_CLK	S <sup>(3)</sup>									
<b>Q</b>	Input to REF_1MHz_CLK	S <sup>(3)</sup>									
<b>R</b>	General Purpose Input (via Reg)					E		E	E	E	
<b>T</b>	WCLK Output for ASI1			E							
<b>U</b>	WCLK Input for ASI1			S, D							
<b>V</b>	BCLK Output for ASI1				E						
<b>W</b>	BCLK Input for ASI1				S <sup>(4)</sup> , D						
<b>X</b>	WCLK Output for ASI2							E			
<b>Y</b>	WCLK Input for ASI2							S, D			
<b>Z</b>	BCLK Output for ASI2								E		
<b>AA</b>	BCLK Input for ASI2								S <sup>(4)</sup> , D		
<b>BB</b>	WCLK Output for ASI3										
<b>CC</b>	WCLK Input for ASI3										
<b>DD</b>	BCLK Output for ASI3										
<b>EE</b>	BCLK Input for ASI3										

(3) S<sup>(3)</sup>: The MCLK1 pin could be chosen to drive the PLL, ADC Clock, DAC Clock, CDIV Clock, LFR Clock, HF Clock, and REF\_1MHz\_CLK inputs **simultaneously**

(4) S<sup>(4)</sup>: The BCLK1 or BCLK2 pins could be chosen to drive the PLL, ADC Clock, DAC Clock, and audio interface bit clock inputs **simultaneously**

**Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4**

		11	12	13	14	15	16	17	18	19	20	21
	PIN FUNCTION	WCLK3	BCLK3	DIN3	DOUT3	GPIO1	GPIO2	GPO1/ MISO <sup>(1)</sup>	GPI1/ SCLK <sup>(1)</sup>	GPI2	GPI3 <sup>(2)</sup>	GPI4 <sup>(2)</sup>
<b>A</b>	INT1 Output					E	E	E				
<b>B</b>	INT2 Output					E	E	E				
<b>C</b>	SAR ADC Interrupt					E	E	E				
<b>D</b>	CLOCKOUT Output					E	E	E				
<b>E</b>	ADC_MOD_CLOCK Output					E	E	E				
<b>F</b>	Single DOUT for ASI1							E				
<b>F</b>	Single DOUT for ASI2											
<b>F</b>	Single DOUT for ASI3				E, D							
<b>I</b>	General Purpose Output (via Reg)	E <sup>(3)</sup>	E		E	E	E	E				

(1) GPO1 and GPI1 can only be utilized for functions defined in this table when part utilizes I<sup>2</sup>C for control. In SPI mode, these pins serve as the MISO and SCLK, respectively.

(2) GPI3 and GPI4 can only be utilized for functions defined in this table when part utilizes SPI for control. In I<sup>2</sup>C mode, these pins serve as I<sup>2</sup>C address pins.

(3) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example, if WCLK3 has been allocated for General Purpose Output, it cannot be used as the ASI3 WCLK output at the same time)

**Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4 (continued)**

		11	12	13	14	15	16	17	18	19	20	21
	PIN FUNCTION	WCLK3	BCLK3	DIN3	DOUT3	GPIO1	GPIO2	GPO1/ MISO <sup>(1)</sup>	GPI1/ SCLK <sup>(1)</sup>	GPI2	GPI3 <sup>(2)</sup>	GPI4 <sup>(2)</sup>
F	Single DIN for ASI1									E		
F	Single DIN for ASI2											
F	Single DIN for ASI3			E, D								
J	Digital Mic Data					E	E		E	E		
K	Input to PLL_CLKIN					S <sup>(4)</sup>	S <sup>(4)</sup>		S <sup>(4)</sup>	S <sup>(4)</sup>		
L	Input to ADC_CLKIN					S <sup>(4)</sup>	S <sup>(4)</sup>		S <sup>(4)</sup>	S <sup>(4)</sup>		
M	Input to DAC_CLKIN					S <sup>(4)</sup>	S <sup>(4)</sup>		S <sup>(4)</sup>	S <sup>(4)</sup>		
N	Input to CDIV_CLKIN								S	S		
O	Input to LFR_CLKIN	S	S			S	S		S	S		
P	Input to HF_CLK											
Q	Input to REF_1MHz_CLK											
R	General Purpose Input (via Reg)	E	E	E		E	E		E	E		
T	WCLK Output for ASI1				E	E						
U	WCLK Input for ASI1					E						
V	BCLK Output for ASI1						E					
W	BCLK Input for ASI1						E					
X	WCLK Output for ASI2											
Y	WCLK Input for ASI2											
Z	BCLK Output for ASI2											
AA	BCLK Input for ASI2											
BB	WCLK Output for ASI3	E										
CC	WCLK Input for ASI3	S, D <sup>(5)</sup>										
DD	BCLK Output for ASI3		E									
EE	BCLK Input for ASI3		S, D									
FF	ADC BCLK Input for ASI1					E	E		E	E	E	E
GG	ADC WCLK Input for ASI1					E	E		E	E	E	E
HH	ADC BCLK Output for ASI1					E	E					
II	ADC WCLK Output for ASI1					E	E					
JJ	ADC BCLK Input for ASI2					E	E		E	E	E	E
KK	ADC WCLK Input for ASI2					E	E		E	E	E	E
LL	ADC BCLK Output for ASI2					E	E					
MM	ADC WCLK Output for ASI2					E	E					
NN	ADC BCLK Input for ASI3					E	E		E	E	E	E
OO	ADC WCLK Input for ASI3					E	E		E	E	E	E


 (4) S<sup>(4)</sup>: The GPIO1, GPIO2, GPI1, or GPI2 pins could be chosen to drive the PLL, ADC Clock, and DAC Clock inputs **simultaneously**

(5) D: Default Function

**Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4 (continued)**

		11	12	13	14	15	16	17	18	19	20	21
	PIN FUNCTION	WCLK3	BCLK3	DIN3	DOUT3	GPIO1	GPIO2	GPO1/ MISO <sup>(1)</sup>	GPI1/ SCLK <sup>(1)</sup>	GPI2	GPI3 <sup>(2)</sup>	GPI4 <sup>(2)</sup>
PP	ADC BCLK Output for ASI3					E	E					
QQ	ADC WCLK Output for ASI3					E	E					

**10.3.2 Analog Audio I/O**



**图 20. Analog Routing Diagram**

**10.3.2.1 Analog Low Power Bypass**

The TLV320AIC3212 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input terminal to an amplifier driving an analog output terminal. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

### 10.3.2.2 Headphone Outputs

The stereo headphone drivers on terminals HPL and HPR can drive loads with impedances down to 16  $\Omega$  in single-ended DC-coupled headphone configurations. An integral charge pump generates the negative supply required to operate the headphone drivers in dc-coupled mode, where the common mode of the output signal is made equal to the ground of the headphone load using a ground-sense circuit. Operation of headphone drivers in dc-coupled (ground centered mode) eliminates the need for large DC-blocking capacitors.




图 21. TLV320AIC3212 Ground-Centered Headphone Output

Alternatively the headphone amplifier can also be operated in a unipolar circuit configuration using DC blocking capacitors.

#### 10.3.2.2.1 Using the Headphone Amplifier

The headphone drivers are capable of driving a mixed combination of DAC signal, left and right ADC PGA signal, and LOL and LOR output signals by configuring B0\_P1\_R27-R29. The ADC PGA signals can be attenuated up to 36 dB before routing to headphone drivers by configuring B0\_P1\_R18 and B0\_P1\_R19. The line-output signals can be attenuated up to 78 dB before routing to headphone drivers by configuring B0\_P1\_R28 and B0\_P1\_R29. The level of the DAC signal can be controlled using the digital volume control of the DAC by configuring B0\_P0\_R64-R66. To control the output-voltage swing of headphone drivers, the headphone driver volume control provides a range of  $-6.0$  dB to  $+14.0$  dB<sup>(1)</sup> in steps of 1 dB. These can be configured by programming B0\_P1\_R27, B0\_P1\_R31, and B0\_P1\_R32. In addition, finer volume controls are also available when routing LOL or LOR to the headphone drivers by controlling B0\_P1\_R27-R28. These level controls are not meant to be used as dynamic volume control, but more to set output levels during initial device configuration. Register B0\_P1\_R9\_D[6:5] allows the headphone output stage to be scaled to tradeoff power delivered vs quiescent power consumption. <sup>(1)</sup>

#### 10.3.2.2.2 Ground-Centered Headphone Amplifier Configuration

Among the other advantages of the ground-centered connection is inherent freedom from turnon transients that can cause audible pops, sometimes at uncomfortable volumes.

(1) If the device must be placed into 'mute' from the  $-6.0$  dB setting, set the device at a gain of  $-5.0$  dB first, then place the device into mute.

### 10.3.2.2.1 Circuit Topology

The power supply hook up scheme for the ground centered configuration is shown in HVDD\_18 terminal supplies the positive side of the headphone amplifier. CPVDD\_18 terminal supplies the charge pump which in turn supplies the negative side of the headphone amplifier. Two capacitors are required for the charge pump circuit to work. These capacitors should be X7R rated.




图 22. Ground-Centered Headphone Connections

### 10.3.2.2.2 Charge Pump Setup and Operation

The built in charge pump draws charge from the CPVDD\_18 supply, and by switching the external capacitor between CPFCP and CPFCM, generates the negative voltage on VNEG terminal. The charge-pump circuit uses the principles of switched-capacitor charge conservation to generate the VNEG supply in a very efficient fashion.

To turn on the charge pump circuit when headphone drivers are powered, program B0\_P1\_R35\_D[1:0] to 00. When the charge pump circuit is disabled, VNEG acts as a ground terminal, allowing unipolar configuration of the headphone amps. By default, the charge pump is disabled. The switching rate of the charge pump can be controlled by B0\_P1\_R33. Because the charge pump can demand significant inrush currents from the supply, it is important to have a capacitor connected in close proximity to the CPVDD\_18 and CPVSS terminals of the device. At 500-kHz clock rate this requires approximately a 10- $\mu$ F capacitor. The ESR and ESL of the capacitor must be low to allow fast switching currents.

The ground-centered mode of operation is enabled by configuring B0\_P1\_R31\_D7 to 1. Note that the HPL and HPR gain settings are ganged in Ground-Centered Mode of operation (B0\_P1\_R32\_D7 = 1). The HPL and HPR gain settings cannot be ganged if using the Stereo Unipolar Configuration.

### 10.3.2.2.3 Output Power Optimization

The device can be optimized for a specific output-power range. The charge pump and the headphone driver circuitry can be reduced in power so less overall power is consumed. The headphone driver power can be programmed in B0\_P1\_R9. The control of charge pump switching current is programmed in B0\_P1\_R34\_D[4:2].

### 10.3.2.2.4 Offset Correction and Start-Up

The TLV320AIC3212 offers an offset-correction scheme that is based on calibration during power up. This scheme minimizes the differences in DC voltage between HPVSS\_SENSE and HPL/HPR outputs.

The offset calibration happens after the headphones are powered up in ground-centered configuration. All other headphone configurations like signal routings, gain settings, and mute removal must be configured before headphone power-up. Any change in these settings while the headphones are powered up may result in additional offsets and are best avoided.

The offset-calibration block has a few programmable parameters that the user must control. The user can either choose to calibrate the offset only for the selected input routing or all input configurations. The calibration data is stored in internal memory until the next hardware reset or until AVDDx power is removed.

Programming B0\_P1\_R34\_D[1:0] as 10 causes the offset to be calibrated for the selected input mode. Programming B0\_P1\_R34\_D[1:0] as “11” causes the offset to be calibrated for all possible configurations. All related blocks must be powered while doing offset correction.

Programming B0\_P1\_R34\_D[1:0] as 00 (default) disables the offset correction block. While the offset is being calibrated, no signal should be applied to the headphone amplifier, that is the DAC should be kept muted and analog bypass routing should be kept at the highest attenuation.

### 10.3.2.2.2.5 Ground-Centered Headphone Setup

There are four practical device setups for ground-centered operation , shown in 表 3:

**表 3. Ground-Centered Headphone Setup Performance Options**

AUDIO OUTPUT POWER		HIGH PERFORMANCE			LOW POWER CONSUMPTION		
		16Ω	32Ω	600Ω	16Ω	32Ω	600Ω
High	SNR	94 dB	97 dB	98 dB	91 dB	94 dB	95 dB
	Output Power	25 mW	22 mW	1.4mW	24 mW	23 mW	1.5mW
	Idle Power Consumption	23 mW	21 mW	19mW	20 mW	15 mW	12 mW
		High-Output, High-Performance Setup			High-Output, Low-Power Setup		
Medium	SNR	92.5 dB	93 dB	93.5 dB	80.5 dB	85.5 dB	85.5 dB
	Output Power	16 mW	8.5 mW	0.5 mW	0.9 mW	1.5mW	0.1 mW
	Idle Power Consumption	14 mW	12 mW	9.7 mW	8.0 mW	6.6mW	5.1 mW
		Medium-Output, High-Performance Setup			Medium-Output, Low-Power Setup		

#### 10.3.2.2.2.5.1 High Audio Output Power, High Performance Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and high performance. To achieve this combination the parameters must be programmed to the values in 表 4. For the full setup script, see .

**表 4. Setup A - High Audio Output Power, High Performance**

PARAMETER	VALUE	PROGRAMMING
CM	0.9	B0_P1_R8_D2 = "0"
PTM	PTM_P3	B0_P1_R3_D[4:2] = "000", B0_P1_R4_D[4:2] = "000"
Processing Block	1 to 6,22,23,24	B0_P0_R60_D[4:0]
DAC OSR	128	B0_P0_R13 = 0x00, B0_P0_R14 = 0x80
HP sizing	100	B0_P1_R9_D[6:5] = "00"
Gain	5dB	B0_P1_R31 = 0x85, B0_P1_R32 = 0x85
DVDD	1.8	Apply 1.26 to 1.95V
AVDDx_18, HVDD_18, CPVDD_18	1.8	Apply 1.8 to 1.95V

#### 10.3.2.2.2.5.2 High Audio Output Power, Low Power Consumption Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and low power consumption. To achieve this combination the parameters must be programmed to the values in 表 5. For the full setup script, see .



**表 5. Setup B - High Audio Output Power, Low Power Consumption**

PARAMETER	VALUE	PROGRAMMING
CM	0.75	B0_P1_R8_D2 = "1"
PTM	PTM_P2	B0_P1_R3_D[4:2] = "001", B0_P1_R4_D[4:2] = "001"
Processing Block	7 to 16	B0_P0_R60_D[4:0]
DAC OSR	64	B0_P0_R13 = 0x00, B0_P0_R14 = 0x40
HP sizing	100	B0_P1_R9_D[6:5] = "00"
Gain	12dB	B0_P1_R31 = 0x8c, B0_P1_R32 = 0x8c
DVDD	1.26	Apply 1.26 to 1.95V
AVDDx_18, HVDD_18, CPVDD_18	1.8	Apply 1.5 to 1.95V

**10.3.2.2.2.5.3 Medium Audio Output Power, High Performance Setup**

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and high performance. To achieve this combination the parameters must be programmed to the values in 表 6. For the full setup script, see .

**表 6. Setup C - Medium Audio Output Power, High Performance**

PARAMETER	VALUE	PROGRAMMING
CM	0.75	B0_P1_R8_D2 = "1"
PTM	PTM_P2	B0_P1_R3_D[4:2] = "001", B0_P1_R4_D[4:2] = "001"
Processing Block	7 to 16	B0_P0_R60_D[4:0]
DAC OSR	64	B0_P0_R13 = 0x00, B0_P0_R14 = 0x40
HP sizing	100	B0_P1_R9_D[6:5] = "00"
Gain	7dB	B0_P1_R31 = 0x87, B0_P1_R32 = 0x87
DVDD	1.26	Apply 1.26 to 1.95V
AVDDx_18, HVDD_18, CPVDD_18	1.5	Apply 1.8 to 1.95V

**10.3.2.2.2.5.4 Lowest Power Consumption, Medium Audio Output Power Setup**

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and lowest power consumption. To achieve this combination the parameters must be programmed to the values in 表 7. For the full setup script, see .


**表 7. Setup D - Lowest Power Consumption, Medium Audio Output Power**

PARAMETER	VALUE	PROGRAMMING
CM	0.75	B0_P1_R8_D2 = "1"
PTM	PTM_P1	B0_P1_R3_D[4:2] = "010", B0_P1_R4_D[4:2] = "010"
Processing Block	26	B0_P0_R60_D[4:0] = "1 1010"
DAC OSR	64	B0_P0_R13 = 0x00, B0_P0_R14 = 0x40
HP sizing	25	B0_P1_R9_D[6:5] = "11"
Gain	10dB	B0_P1_R31 = 0x8a , B0_P1_R32 = 0x8a
DVdd	1.26	Apply 1.26 to 1.95V
AVDDx_18, HVDD_18, CPVDD_18	1.5	Apply 1.5 to 1.95V

### 10.3.2.2.3 Stereo Unipolar Configuration

#### 10.3.2.2.3.1 Circuit Topology

The power supply hook up scheme for the unipolar configuration is shown in [图 23](#). HVDD\_18 terminal supplies the positive side of the headphone amplifier. The negative side is connected to ground potential (VNEG). It is recommended to connect the CPVDD\_18 terminal to DVdd, although the charge pump *must not* be enabled while the device is connected in unipolar configuration.




**图 23. Unipolar Stereo Headphone Circuit**

The left and right DAC channels are routed to the corresponding left and right headphone amplifier. This configuration is also used to drive line-level loads. To enable cap-coupled mode, B0\_P1\_R31\_D7 should be set to 0. Note that the recommended range for the HVDD\_18 supply in cap-coupled mode (1.65 V - 3.6 V) is different than the recommended range for the default ground-centered configuration (1.5 V - 1.95 V). In cap-coupled mode only, the Headphone output common mode can be controlled by changing B0\_P1\_R8\_D[4:3].

#### 10.3.2.2.3.2 Unipolar Turn-On Transient (Pop) Reduction

The TLV320AIC3212 headphone drivers also support pop-free operation in unipolar, ac-coupled configuration. Because the HPL and HPR are high-power drivers, pop can result due to sudden transient changes in the output drivers if care is not taken. The most critical care is required while using the drivers as stereo single-ended capacitively-coupled drivers as shown in [图 23](#). The output drivers achieve pop-free power-up by using slow power-up modes. Conceptually, the circuit during power-up can be visualized as



**图 24. Conceptual Circuit for Pop-Free Power-up**

The value of  $R_{pop}$  can be chosen by setting register B0\_P1\_R11\_D[1:0].

**表 8. R<sub>pop</sub> Values (External C<sub>c</sub> = 47uF)**

B0_P1_R11_D[1:0]	R <sub>pop</sub> VALUE
10	2 kΩ
01	6 kΩ
00	25 kΩ

To minimize audible artifacts, two parameters can be adjusted to match application requirements. The voltage V<sub>load</sub> across R<sub>load</sub> at the beginning of slow charging should not be more than a few mV. At that time the voltage across R<sub>load</sub> can be determined as:

$$V_{load} = \frac{R_{load}}{R_{load} + R_{pop}} \times V_{cm} \quad (1)$$

For a typical R<sub>load</sub> of 32 Ω, R<sub>pop</sub> of 6 kΩ or 25 kΩ will deliver good results (see 表 8 for register settings).

According to the conceptual circuit in 图 24, the voltage on PAD will exponentially settle to the output common-mode voltage based on the value of R<sub>pop</sub> and C<sub>c</sub>. Thus, the output drivers must be in slow power-up mode for time T, such that at the end of the slow power-on period, the voltage on V<sub>pad</sub> is very close to the common-mode voltage. The TLV320AIC3212 allows the time T to be adjusted to allow for a wide range of R<sub>load</sub> and C<sub>c</sub> by programming B0\_P1\_R11\_D[5:2]. For the time adjustments, the value of C<sub>c</sub> is assumed to be 47μF. N=5 is expected to yield good results.

**表 9. N Values (External C<sub>c</sub> = 47 μF)**

B0_P1_R11_D[5:2]	Slow Charging Time = N * RC_Time_Constant (for R <sub>pop</sub> and C <sub>c</sub> = 47μF)
0000	N=0
0001	N=0.5
0010	N=0.625
0011	N=0.75
0100	N=0.875
0101	N=1.0
0110	N=2.0
0111	N=3.0
1000	N=4.0
1001	N=5.0 (Typical Value)
1010	N=6.0
1011	N=7.0
1100	N=8.0
1101	N=16 (Not valid for R <sub>pop</sub> =25kΩ)
1110	N=24 (Not valid for R <sub>pop</sub> =25kΩ)
1111	N=32 (Not valid for R <sub>pop</sub> =25kΩ)

Again, for example, for R<sub>load</sub>=32 Ω, C<sub>c</sub>=47 μF and common mode of 0.9 V, the number of time constants required for pop-free operation is 5 or 6. A higher or lower C<sub>c</sub> value will require higher or lower value for N.

During the slow-charging period, no signal is routed to the output driver. Therefore, choosing a larger than necessary value of N results in a delay from power-up to signal at output. At the same time, choosing N to be smaller than the optimal value results in poor pop performance at power-up.

The signals being routed to headphone drivers (for example, DAC and IN) often have DC offsets due to less-than-ideal processing. As a result, when these signals are routed to output drivers, the offset voltage causes a pop. To improve the pop-performance in such situations, a feature is provided to soft-step the DC-offset. At the beginning of the signal routing, a high-value attenuation can be applied which can be progressively reduced in steps until the desired gain in the channel is reached. The time interval between each of these gain changes can be controlled by programming B0\_P1\_R11\_D[7:6]. This gain soft-stepping is applied only during the initial routing of the signal to the output driver and not during subsequent gain changes.

**表 10. Soft-Stepping Step Time**

B0_P1_R11_D[7:6]	SOFT-STEPPING STEP TIME DURING INITIAL SIGNAL ROUTING
00	0 ms (soft-stepping disabled)
01	50ms
10	100ms
11	200ms

It is recommended to use the following sequence for achieving optimal pop performance at power-up:

1. Choose the value of  $R_{pop}$ , N (time constants) and soft-stepping step time for slow power-up.
2. Choose the configuration for output drivers, including common modes and output stage power connections
3. Select the signals to be routed to headphones.
4. Power-up the blocks driving signals into HPL and HPR, but keep it muted
5. Unmute HPL and HPR and set the desired gain setting.
6. Power-on the HPL and HPR drivers.
7. Unmute the block driving signals to HPL and HPR after the Driver PGA flags are set to indicate completion of soft-stepping after power-up. These flags can be read from B0\_P1\_R63\_D[7:6].


It is important to configure the Headphone Output driver depop control registers before powering up the headphone; these register contents should not be changed when the headphone drivers are powered up.

Before powering down the HPL and HPR drivers, it is recommended that user read back the flags in B0\_P1\_R63. For example, before powering down the HPL driver, ensure that bit B0\_P1\_R63\_D7 = 1 and bit B0\_P1\_R64\_D7 = 1 if LOL is routed to HPL and bit B0\_P1\_R65\_D5 = 1 if the Left Mixer is routed to HPL. The output driver should be powered down only after a steady-state power-up condition has been achieved. This steady state power-up condition also must be satisfied for changing the HPL/R driver mute control (setting both B0\_P1\_R31\_D[5:0] and B0\_P1\_R32\_D[5:0] to "11 1001"), that is, muting and unmuting should be done after the gain and volume controls associated with routing to HPL/R finished soft-stepping.

In the differential configuration of HPL and HPR, when no coupling capacitor is used, the slow charging method for pop-free performance need not be used. In the differential load configuration for HPL and HPR, it is recommended to not use the output driver MUTE feature, because a pop may result.

During the power-down state, the headphone outputs are weakly pulled to ground using an approximately 50kΩ resistor to ground, to maintain the output voltage on HPL and HPR terminals.

#### 10.3.2.2.4 Mono Differential DAC to Mono Differential Headphone Output


**图 25. Low Power Mono DAC to Differential Headphone**

This configuration, available in unipolar configuration of the HP amplifier supplies, supports the routing of the two differential outputs of the mono, left channel DAC to the headphone amplifiers in differential mode (B0\_P1\_R27\_D5 = 1 and B0\_P1\_R27\_D2 = 1).

### 10.3.2.3 Stereo Line Outputs

The stereo line level drivers on LOL and LOR terminals can drive a wide range of line level resistive impedances in the range of 600Ω to 10 kΩ. The output common mode of line level drivers can be configured to equal the analog input common-mode setting, either 0.75V or 0.9V. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal, and signal mixing is register-programmable.

#### 10.3.2.3.1 Line Out Amplifier Configurations

Signal mixing can be configured by programming B0\_P1\_R22 and B0\_P1\_R23. To route the output of Left DAC and Right DAC for stereo single-ended output, as shown in 图 26, LDACM can be routed to LOL driver by setting B0\_P1\_R22\_D7 = 1, and RDACM can be routed to LOR driver by setting B0\_P1\_R22\_D6 = 1. Alternatively, stereo single-ended signals can also be routed through the mixer amplifiers by configuring B0\_P1\_R23\_D[7:6]. For lowest-power operation, stereo single-ended signals can also be routed in direct terminal bypass with possible gains of 0dB, -6dB, or -12dB by configuring B0\_P1\_R23\_D[4:3] and B0\_P1\_R23\_D[1:0]. While each of these two bypass cases could be used in a stereo single-ended configuration, a mono differential input signal could also be used.

The output of the stereo line out drivers can also be routed to the stereo headphone drivers, with 0 dB to -72 dB gain controls in steps of 0.5 dB on each headphone channel. This enables the DAC output or bypass signals to be simultaneously played back to the stereo headphone drivers as well as stereo line-level drivers. This routing and volume control is achieved in B0\_P1\_R28 and B0\_P1\_R29.




图 26. Stereo Single-Ended Line-out

Additionally, the two line-level drivers can be configured to act as a mono differential line level driver by routing the output of LOL to LOR (B0\_P1\_R22\_D2 = 1). This differential signal takes either LDACM, MAL, or IN1L-B as a single-ended mono signal and creates a differential mono output signal on LOL and LOR.





图 27. Single Channel Input to Differential Line-out

For digital outputs from the DAC, the two line-level drivers can be fed the differential output signal from the Right DAC by configuring `B0_P1_R22_D5 = 1`.



**图 28. Mono DAC Output to Differential Line-out**

#### 10.3.2.4 Differential Receiver Output

The differential receiver amplifier output spans the RECP and RECM terminals and can drive a 32-Ω receiver driver. With output common-mode setting of 1.65 V and RECVDD\_33 supply at 3.3 V, the receiver driver can drive up to a 1-V<sub>rms</sub> output signal. With the RECVDD\_33 supply at 3.3 V, the receiver driver can deliver greater than 128 mW into a 32-Ω BTL load. If desired, the RECVDD\_33 supply can be set to 1.8 V, at which the driver can deliver about 40mW into the 32Ω BTL load.

#### 10.3.2.5 Stereo Class-D Speaker Outputs

The integrated Class-D stereo speaker drivers (SPKLP/SPKLN and SPKRP/SPKRN) are capable of driving two 8Ω differential loads. The speaker drivers can be powered directly from the power supply (2.7V to 5.5V) on the SLVDD and SRVDD terminals, however the voltage (including spike voltage) must be limited below the Absolute Maximum Voltage of 6.0 V.

The speaker drivers are capable of supplying 750 mW per channel at 10% THD+N with a 3.6-V power supply and 1.46 W per channel at 10% THD+N with a 5.0-V power supply. Separate left and right channels can be sent to each Class-D driver through the Lineout signal path, or from the mixer amplifiers in the ADC bypass. If only one speaker is being utilized for playback, the analog mixer before the Left Speaker amplifier can sum the left and right audio signals for monophonic playback.

### 10.3.3 ADC / Digital Microphone Interface

The TLV320AIC3212 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AIC3212 features a large set of options for signal conditioning as well as signal routing:

- 2 ADCs
- 8 analog inputs which can be mixed and/or multiplexed in single-ended and/or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Fine gain adjust of digital channels with 0.1 dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the TLV320AIC3212 also offers the following special functions:

- Built in microphone biases
- Stereo digital microphone interface
  - Allows 2 total microphones

- Up to 2 digital microphones
- Up to 2 analog microphones
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive coefficient update mode

### 10.3.3.1 ADC Processing Blocks — Overview

The TLV320AIC3212 ADC channel includes a built-in digital decimation filter to process the oversampled data from the to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

#### 10.3.3.1.1 ADC Processing Blocks

The TLV320AIC3212 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Decreasing the use of signal-processing capabilities reduces the power consumed by the device. [Table 11](#) gives an overview of the available processing blocks of the ADC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low-group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user programmable coefficients.

**Table 11. ADC Processing Blocks**

PROCESSING BLOCKS	CHANNEL	DECIMATION FILTER	1ST ORDER IIR AVAILABLE	NUMBER BIQUADS	FIR	REQUIRED AOSR VALUE	RESOURCE CLASS
PRB_R1 <sup>(1)</sup>	Stereo	A	Yes	0	No	128,64,32,16,8,4	7
PRB_R2	Stereo	A	Yes	5	No	128,64,32,16,8,4	8
PRB_R3	Stereo	A	Yes	0	25-Tap	128,64,32,16,8,4	8
PRB_R4	Left	A	Yes	0	No	128,64,32,16,8,4	4
PRB_R5	Left	A	Yes	5	No	128,64,32,16,8,4	4
PRB_R6	Left	A	Yes	0	25-Tap	128,64,32,16,8,4	4
PRB_R7	Stereo	B	Yes	0	No	64,32,16,8,4,2	3
PRB_R8	Stereo	B	Yes	3	No	64,32,16,8,4,2	4
PRB_R9	Stereo	B	Yes	0	17-Tap	64,32,16,8,4,2	4
PRB_R10	Left	B	Yes	0	No	64,32,16,8,4,2	2
PRB_R11	Left	B	Yes	3	No	64,32,16,8,4,2	2
PRB_R12	Left	B	Yes	0	17-Tap	64,32,16,8,4,2	2
PRB_R13	Stereo	C	Yes	0	No	32,16,8,4,2,1	3
PRB_R14	Stereo	C	Yes	5	No	32,16,8,4,2,1	4
PRB_R15	Stereo	C	Yes	0	25-Tap	32,16,8,4,2,1	4
PRB_R16	Left	C	Yes	0	No	32,16,8,4,2,1	2
PRB_R17	Left	C	Yes	5	No	32,16,8,4,2,1	2
PRB_R18	Left	C	Yes	0	25-Tap	32,16,8,4,2,1	2

(1) Default

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

### 10.3.4 DAC

The TLV320AIC3212 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3212 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AIC3212 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3212 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
  - Usable in single-ended stereo or differential mono mode
  - Analog volume setting with a range of -6 to +14 dB
- 2 line-out amplifiers
  - Usable in single-ended stereo or differential mono mode
- 2 Class-D speaker amplifiers
  - Usable in stereo differential mode
  - Analog volume control with a settings of +6, +12, +18, +24, and +30 dB
- 1 Receiver amplifier
  - Usable in mono differential mode
  - Analog volume setting with a range of -6 to +29 dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)



In addition to the standard set of DAC features the TLV320AIC3212 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive coefficient update mode

### 10.3.4.1 DAC Processing Blocks — Overview

#### 10.3.4.1.1 DAC Processing Blocks

The TLV320AIC3212 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. [Table 12](#) gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- 3D – Effect
- Beep Generator

The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

**Table 12. Overview – DAC Predefined Processing Blocks**

PROCESSING BLOCK NO.	INTERPOLATION FILTER	CHANNEL	1ST ORDER IIR AVAILABLE	NUM. OF BIQUADS	DRC	3D	BEEP GENERATOR	RC CLASS
PRB_P1 <sup>(1)</sup>	A	Stereo	No	3	No	No	No	8
PRB_P2	A	Stereo	Yes	6	Yes	No	No	12
PRB_P3	A	Stereo	Yes	6	No	No	No	10
PRB_P4	A	Left	No	3	No	No	No	4
PRB_P5	A	Left	Yes	6	Yes	No	No	6
PRB_P6	A	Left	Yes	6	No	No	No	5
PRB_P7	B	Stereo	Yes	0	No	No	No	5
PRB_P8	B	Stereo	No	4	Yes	No	No	9
PRB_P9	B	Stereo	No	4	No	No	No	7
PRB_P10	B	Stereo	Yes	6	Yes	No	No	9
PRB_P11	B	Stereo	Yes	6	No	No	No	7
PRB_P12	B	Left	Yes	0	No	No	No	3
PRB_P13	B	Left	No	4	Yes	No	No	4
PRB_P14	B	Left	No	4	No	No	No	4
PRB_P15	B	Left	Yes	6	Yes	No	No	5
PRB_P16	B	Left	Yes	6	No	No	No	4
PRB_P17	C	Stereo	Yes	0	No	No	No	3
PRB_P18	C	Stereo	Yes	4	Yes	No	No	6
PRB_P19	C	Stereo	Yes	4	No	No	No	4
PRB_P20	C	Left	Yes	0	No	No	No	2
PRB_P21	C	Left	Yes	4	Yes	No	No	3
PRB_P22	C	Left	Yes	4	No	No	No	2
PRB_P23	A	Stereo	No	2	No	Yes	No	8
PRB_P24	A	Stereo	Yes	5	Yes	Yes	No	12
PRB_P25	A	Stereo	Yes	5	Yes	Yes	Yes	13

(1) Default

**Table 12. Overview – DAC Predefined Processing Blocks (continued)**

PROCESSING BLOCK NO.	INTERPOLATION FILTER	CHANNEL	1ST ORDER IIR AVAILABLE	NUM. OF BIQUADS	DRC	3D	BEEP GENERATOR	RC CLASS
PRB_P26	D	Stereo	No	0	No	No	No	1

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

### 10.3.5 Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3212 Application Reference Guide*, [SLAU360](#).

### 10.3.6 Powertune

The TLV320AIC3212 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application.

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

### 10.3.7 Clock Generation and PLL

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output terminal and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3212.

The ADC\_CLKIN and DAC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the 可选处理块 sections.

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

## 10.3.8 Interfaces

### 10.3.8.1 Control Interfaces

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output terminal and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3212.

The ADC\_CLKIN and DAC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the 可选处理块 sections.

#### 10.3.8.1.1 I<sup>2</sup>C Control

The TLV320AIC3212 supports the I<sup>2</sup>C control protocol, and will respond by default (GPI3 and GPI4 grounded) to the 7-bit I<sup>2</sup>C address of 0011000. With the two I<sup>2</sup>C address terminals, GPI3 and GPI4, the device can be configured to respond to one of four 7-bit I<sup>2</sup>C addresses, 0011000, 0011001, 0011010, or 0011011. The full 8-bit I<sup>2</sup>C address can be calculated as:


8-Bit I<sup>2</sup>C Address = "00110" + GPI4 + GPI3 + R/W

Example: to write to the TLV320AIC3212 with GPI4 = 1 and GPI3 = 0 the 8-Bit I<sup>2</sup>C Address is "00110" + GPI4 + GPI3 + R/W = "00110100" = 0x34

I<sup>2</sup>C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.



#### 10.3.8.1.2 SPI Control

In the SPI control mode, the TLV320AIC3212 uses the terminals SCL as  $\overline{SS}$ , GPI1 as SCLK, GPO1 as MISO, SDA as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0) and clock phase setting of 1 (typical microprocessor SPI control bit CPHA = 1). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3212) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI terminal under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI terminal, a byte shifts out on the MISO terminal to the master shift register.

The TLV320AIC3212 interface is designed so that with a clock-phase bit setting of 1 (typical microprocessor SPI control bit CPHA = 1), the master begins driving its MOSI terminal and the slave begins driving its MISO terminal on the first serial clock edge. The  $\overline{SS}$  terminal can remain low between transmissions; however, the TLV320AIC3212 only interprets the first 8 bits transmitted after the falling edge of  $\overline{SS}$  as a command byte, and the next 8 bits as a data byte only if writing to a register. Reserved register bits should be written to their default values. The TLV320AIC3212 is entirely controlled by registers. Reading and writing these registers is accomplished by an 8-bit command sent to the MOSI terminal of the part prior to the data for that register. The command is structured as shown in  29. The first 7 bits specify the address of the register which is being written or read, from 0 to 127 (decimal). The command word ends with an R/W bit, which specifies the direction of data flow on the serial bus. In the case of a register write, the R/W bit should be set to 0. A second byte of data is sent to the MOSI terminal and contains the data to be written to the register. Reading of registers is accomplished in a similar fashion. The 8-bit command word sends the 7-bit register address, followed by the R/W bit = 1 to signify a register read is occurring. The 8-bit register data is then clocked out of the part on the MISO terminal during the second 8 SCLK clocks in the frame.

**图 29. Command Word**


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDR(6)	ADDR(5)	ADDR(4)	ADDR(3)	ADDR(2)	ADDR(1)	ADDR(0)	R/WZ


**图 30. SPI Timing Diagram for Register Write**

**图 31. SPI Timing Diagram for Register Read**

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

### 10.3.8.2 Digital Audio Interfaces

The TLV320AIC3212 features three digital audio data serial interfaces, or audio buses. Any of these digital audio interfaces can be selected for playback and recording through the stereo DACs and stereo ADCs respectively. This enables this audio codec to handle digital audio from different devices on a mobile platform. A common example of this would be individual connections to an application processor, a communication baseband processor, or a Bluetooth chipset. By utilizing the TLV320AIC3212 as the center of the audio processing in a portable audio system, hardware design of the audio system is greatly simplified. In addition to these three individual digital audio interfaces, a fourth set of digital audio pins can be muxed into Audio Serial Interface 1. In other words, four separate 4-wire digital audio buses can be connected to the TLV320AIC3212. However, it should be noted that only one of the three audio serial interfaces can be routed to/from the DACs/ADCs at a time.



**Figure 32. Typical Multiple Connections to Three Audio Serial Interfaces**

Each audio bus on the TLV320AIC3212 is very flexible, including left or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

Each of the three audio buses of the TLV320AIC3212 can be configured for left or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate word clocks.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple TLV320AIC3212s may share the same audio bus. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate bit clocks.

The TLV320AIC3212 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset can be controlled in terms of number of bit-clocks.

The TLV320AIC3212 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen.

The TLV320AIC3212 further includes programmability to 3-state the DOUT line during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the terminals associated with the interface are put into a 3-state output condition.

By default, when the word-clocks and bit-clocks are generated by the TLV320AIC3212, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

For more detailed information see the *TLV320AIC3212 Application Reference Guide*, [SLAU360](#).

### 10.3.9 Device Special Functions

The following special functions are available to support advanced system requirements:

- SAR ADC
- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

## 10.4 Device Functional Modes

### 10.4.1 Recording Mode

The recording mode is activated once the ADC side is enabled. The record path operates from 8 kHz mono to 192 kHz stereo recording, and contains programmable input channel configurations supporting single-ended and differential setups, as well as floating or mixing input signals. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling. The record path can also be configured as a stereo digital microphone PDM interface typically used at 64 Fs or 128 Fs. The TLV320AIC3212 includes Automatic Gain Control (AGC) for ADC recording.

### 10.4.2 Playback Mode

Once the DAC side is enabled, the playback mode is activated. The playback path offers signal processing blocks for filtering and effects; headphone, line, receiver, and Class-D speaker outputs; flexible mixing of DAC; and analog input signals as well as programmable volume controls. The playback path contains two high-power headphone output drivers which eliminate the need for ac coupling capacitors. These headphone output drivers can be configured in multiple ways, including stereo and mono BTL. In addition, playback audio can be routed to integrated stereo Class-D speaker drivers or a differential receiver amplifier.

### 10.4.3 Analog Low Power Bypass Modes

The TLV320AIC3212 is a versatile device designed for ultra low-power applications. In some cases, only a few features of the device are required. For these applications, the unused stages of the device must be powered down to save power and an alternate route should be used. This is called analog low power bypass path. The bypass path modes let the device to save power by turning off unused stages, like ADC, DAC and PGA.

The TLV320AIC3212 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line level signals can be routed directly from the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the positive input on differential receiver amplifier (RECP) and IN1R to RECM, with gain control of  $-78$  dB to 0 dB. This is configured on B0\_P1\_R38\_D[6:0] for the channel and B0\_P1\_R38\_D[6:0] for the left channel and B0\_P1\_R39\_D[6:0] for the right channel.

To use the mixer amplifiers, power them on through B0\_P1\_R17\_D[3:2].

## 10.5 Register Maps

**表 13. Summary of Register Map**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	0	0	0x00	0x00	0x00	Page Select Register
0	0	1	0x00	0x00	0x01	Software Reset Register
0	0	2-3	0x00	0x00	0x02-0x03	Reserved Registers
0	0	4	0x00	0x00	0x04	Clock Control Register 1, Clock Input Multiplexers
0	0	5	0x00	0x00	0x05	Clock Control Register 2, PLL Input Multiplexer
0	0	6	0x00	0x00	0x06	Clock Control Register 3, PLL P and R Values
0	0	7	0x00	0x00	0x07	Clock Control Register 4, PLL J Value
0	0	8	0x00	0x00	0x08	Clock Control Register 5, PLL D Values (MSB)
0	0	9	0x00	0x00	0x09	Clock Control Register 6, PLL D Values (LSB)
0	0	10	0x00	0x00	0x0A	Clock Control Register 7, PLL_CLKIN Divider
0	0	11	0x00	0x00	0x0B	Clock Control Register 8, NDAC Divider Values
0	0	12	0x00	0x00	0x0C	Clock Control Register 9, MDAC Divider Values
0	0	13	0x00	0x00	0x0D	DAC OSR Control Register 1, MSB Value
0	0	14	0x00	0x00	0x0E	DAC OSR Control Register 2, LSB Value
0	0	15-17	0x00	0x00	0x0F-0x11	Reserved Registers
0	0	18	0x00	0x00	0x12	Clock Control Register 10, NADC Values
0	0	19	0x00	0x00	0x13	Clock Control Register 11, MADC Values
0	0	20	0x00	0x00	0x14	ADC Oversampling (AOSR) Register
0	0	21	0x00	0x00	0x15	CLKOUT MUX
0	0	22	0x00	0x00	0x16	Clock Control Register 12, CLKOUT M Divider Value
0	0	23	0x00	0x00	0x17	Timer clock
0	0	24	0x00	0x00	0x18	Low Frequency Clock Generation Control
0	0	25	0x00	0x00	0x19	High Frequency Clock Generation Control 1
0	0	26	0x00	0x00	0x1A	High Frequency Clock Generation Control 2
0	0	27	0x00	0x00	0x1B	High Frequency Clock Generation Control 3
0	0	28	0x00	0x00	0x1C	High Frequency Clock Generation Control 4
0	0	29	0x00	0x00	0x1D	High Frequency Clock Trim Control 1
0	0	30	0x00	0x00	0x1E	High Frequency Clock Trim Control 2
0	0	31	0x00	0x00	0x1F	High Frequency Clock Trim Control 3
0	0	32	0x00	0x00	0x20	High Frequency Clock Trim Control 4
0	0	33-35	0x00	0x00	0x21-0x23	Reserved Registers
0	0	36	0x00	0x00	0x24	ADC Flag Register
0	0	37	0x00	0x00	0x25	DAC Flag Register
0	0	38	0x00	0x00	0x26	DAC Flag Register
0	0	39-41	0x00	0x00	0x27-0x29	Reserved Registers
0	0	42	0x00	0x00	0x2A	Sticky Flag Register 1
0	0	43	0x00	0x00	0x2B	Interrupt Flag Register 1
0	0	44	0x00	0x00	0x2C	Sticky Flag Register 2
0	0	45	0x00	0x00	0x2D	Sticky Flag Register 3
0	0	46	0x00	0x00	0x2E	Interrupt Flag Register 2
0	0	47	0x00	0x00	0x2F	Interrupt Flag Register 3

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	0	48	0x00	0x00	0x30	INT1 Interrupt Control
0	0	49	0x00	0x00	0x31	INT2 Interrupt Control
0	0	50	0x00	0x00	0x32	SAR Control 1
0	0	51	0x00	0x00	0x33	Interrupt Format Control Register
0	0	52-59	0x00	0x00	0x34-0x3B	Reserved Registers
0	0	60	0x00	0x00	0x3C	DAC Processing Block Control
0	0	61	0x00	0x00	0x3D	ADC Processing Block Control
0	0	62	0x00	0x00	0x3E	Reserved Register
0	0	63	0x00	0x00	0x3F	Primary DAC Power and Soft-Stepping Control
0	0	64	0x00	0x00	0x40	Primary DAC Master Volume Configuration
0	0	65	0x00	0x00	0x41	Primary DAC Left Volume Control Setting
0	0	66	0x00	0x00	0x42	Primary DAC Right Volume Control Setting
0	0	67	0x00	0x00	0x43	Headset Detection
0	0	68	0x00	0x00	0x44	DRC Control Register 1
0	0	69	0x00	0x00	0x45	DRC Control Register 2
0	0	70	0x00	0x00	0x46	DRC Control Register 3
0	0	71	0x00	0x00	0x47	Beep Generator Register 1
0	0	72	0x00	0x00	0x48	Beep Generator Register 2
0	0	73	0x00	0x00	0x49	Beep Generator Register 3
0	0	74	0x00	0x00	0x4A	Beep Generator Register 4
0	0	75	0x00	0x00	0x4B	Beep Generator Register 5
0	0	76	0x00	0x00	0x4C	Beep Sin(x) MSB
0	0	77	0x00	0x00	0x4D	Beep Sin(x) LSB
0	0	78	0x00	0x00	0x4E	Beep Cos(x) MSB
0	0	79	0x00	0x00	0x4F	Beep Cos(x) LSB
0	0	80	0x00	0x00	0x50	Reserved Register
0	0	81	0x00	0x00	0x51	ADC Channel Power Control
0	0	82	0x00	0x00	0x52	ADC Fine Gain Volume Control
0	0	83	0x00	0x00	0x53	Left ADC Volume Control
0	0	84	0x00	0x00	0x54	Right ADC Volume Control
0	0	85	0x00	0x00	0x55	ADC Phase Control
0	0	86	0x00	0x00	0x56	Left AGC Control 1
0	0	87	0x00	0x00	0x57	Left AGC Control 2
0	0	88	0x00	0x00	0x58	Left AGC Control 3
0	0	89	0x00	0x00	0x59	Left AGC Attack Time
0	0	90	0x00	0x00	0x5A	Left AGC Decay Time
0	0	91	0x00	0x00	0x5B	Left AGC Noise Debounce
0	0	92	0x00	0x00	0x5C	Left AGC Signal Debounce
0	0	93	0x00	0x00	0x5D	Left AGC Gain
0	0	94	0x00	0x00	0x5E	Right AGC Control 1
0	0	95	0x00	0x00	0x5F	Right AGC Control 2
0	0	96	0x00	0x00	0x60	Right AGC Control 3
0	0	97	0x00	0x00	0x61	Right AGC Attack Time



**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	0	98	0x00	0x00	0x62	Right AGC Decay Time
0	0	99	0x00	0x00	0x63	Right AGC Noise Debounce
0	0	100	0x00	0x00	0x64	Right AGC Signal Debounce
0	0	101	0x00	0x00	0x65	Right AGC Gain
0	0	102	0x00	0x00	0x66	ADC DC Measurement Control Register 1
0	0	103	0x00	0x00	0x67	ADC DC Measurement Control Register 2
0	0	104	0x00	0x00	0x68	Left Channel DC Measurement Output Register 1 (MSB Byte)
0	0	105	0x00	0x00	0x69	Left Channel DC Measurement Output Register 2 (Middle Byte)
0	0	106	0x00	0x00	0x6A	Left Channel DC Measurement Output Register 3 (LSB Byte)
0	0	107	0x00	0x00	0x6B	Right Channel DC Measurement Output Register 1 (MSB Byte)
0	0	108	0x00	0x00	0x6C	Right Channel DC Measurement Output Register 2 (Middle Byte)
0	0	109	0x00	0x00	0x6D	Right Channel DC Measurement Output Register 3 (LSB Byte)
0	0	110-114	0x00	0x00	0x6E-0x72	Reserved Registers
0	0	115	0x00	0x00	0x73	I2C Interface Miscellaneous Control
0	0	116-126	0x00	0x00	0x74-0x7E	Reserved Registers
0	0	127	0x00	0x00	0x7F	Book Selection Register
0	1	0	0x00	0x01	0x00	Page Select Register
0	1	1	0x00	0x01	0x01	Power Configuration Register
0	1	2	0x00	0x01	0x02	Reserved Register
0	1	3	0x00	0x01	0x03	Left DAC PowerTune Configuration Register
0	1	4	0x00	0x01	0x04	Right DAC PowerTune Configuration Register
0	1	5-7	0x00	0x01	0x05-0x07	Reserved Registers
0	1	8	0x00	0x01	0x08	Common Mode Register
0	1	9	0x00	0x01	0x09	Headphone Output Driver Control
0	1	10	0x00	0x01	0x0A	Receiver Output Driver Control
0	1	11	0x00	0x01	0x0B	Headphone Output Driver De-pop Control
0	1	12	0x00	0x01	0x0C	Receiver Output Driver De-Pop Control
0	1	13-16	0x00	0x01	0x0D-0x10	Reserved Registers
0	1	17	0x00	0x01	0x11	Mixer Amplifier Control
0	1	18	0x00	0x01	0x12	Left ADC PGA to Left Mixer Amplifier (MAL) Volume Control
0	1	19	0x00	0x01	0x13	Right ADC PGA to Right Mixer Amplifier (MAR) Volume Control
0	1	20-21	0x00	0x01	0x14-0x15	Reserved Registers
0	1	22	0x00	0x01	0x16	Lineout Amplifier Control 1
0	1	23	0x00	0x01	0x17	Lineout Amplifier Control 2
0	1	24-26	0x00	0x01	0x18-0x1A	Reserved
0	1	27	0x00	0x01	0x1B	Headphone Amplifier Control 1
0	1	28	0x00	0x01	0x1C	Headphone Amplifier Control 2
0	1	29	0x00	0x01	0x1D	Headphone Amplifier Control 3
0	1	30	0x00	0x01	0x1E	Reserved Register
0	1	31	0x00	0x01	0x1F	HPL Driver Volume Control

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	1	32	0x00	0x01	0x20	HPR Driver Volume Control
0	1	33	0x00	0x01	0x21	Charge Pump Control 1
0	1	34	0x00	0x01	0x22	Charge Pump Control 2
0	1	35	0x00	0x01	0x23	Charge Pump Control 3
0	1	36	0x00	0x01	0x24	Receiver Amplifier Control 1
0	1	37	0x00	0x01	0x25	Receiver Amplifier Control 2
0	1	38	0x00	0x01	0x26	Receiver Amplifier Control 3
0	1	39	0x00	0x01	0x27	Receiver Amplifier Control 4
0	1	40	0x00	0x01	0x28	Receiver Amplifier Control 5
0	1	41	0x00	0x01	0x29	Receiver Amplifier Control 6
0	1	42	0x00	0x01	0x2A	Receiver Amplifier Control 7
0	1	43-44	0x00	0x01	0x2B-0x2C	Reserved Registers
0	1	45	0x00	0x01	0x2D	Speaker Amplifier Control 1
0	1	46	0x00	0x01	0x2E	Speaker Amplifier Control 2
0	1	47	0x00	0x01	0x2F	Speaker Amplifier Control 3
0	1	48	0x00	0x01	0x30	Speaker Amplifier Volume Controls
0	1	49-50	0x00	0x01	0x31-0x32	Reserved Registers
0	1	51	0x00	0x01	0x33	Microphone Bias Control
0	1	52	0x00	0x01	0x34	Input Select 1 for Left Microphone PGA P-Terminal
0	1	53	0x00	0x01	0x35	Input Select 2 for Left Microphone PGA P-Terminal
0	1	54	0x00	0x01	0x36	Input Select for Left Microphone PGA M-Terminal
0	1	55	0x00	0x01	0x37	Input Select 1 for Right Microphone PGA P-Terminal
0	1	56	0x00	0x01	0x38	Input Select 2 for Right Microphone PGA P-Terminal
0	1	57	0x00	0x01	0x39	Input Select for Right Microphone PGA M-Terminal
0	1	58	0x00	0x01	0x3A	Input Common Mode Control
0	1	59	0x00	0x01	0x3B	Left Microphone PGA Control
0	1	60	0x00	0x01	0x3C	Right Microphone PGA Control
0	1	61	0x00	0x01	0x3D	ADC PowerTune Configuration Register
0	1	62	0x00	0x01	0x3E	ADC Analog PGA Gain Flag Register
0	1	63	0x00	0x01	0x3F	DAC Analog Gain Flags Register 1
0	1	64	0x00	0x01	0x40	DAC Analog Gain Flags Register 2
0	1	65	0x00	0x01	0x41	Analog Bypass Gain Flags Register
0	1	66	0x00	0x01	0x42	Driver Power-Up Flags Register
0	1	67-118	0x00	0x01	0x43-0x76	Reserved Registers
0	1	119	0x00	0x01	0x77	Headset Detection Tuning Register 1
0	1	120	0x00	0x01	0x78	Headset Detection Tuning Register 2
0	1	121	0x00	0x01	0x79	Microphone PGA Power-Up Control Register
0	1	122	0x00	0x01	0x7A	Reference Powerup Delay Register
0	1	123-127	0x00	0x01	0x7B-0x7F	Reserved Registers
0	3	0	0x00	0x03	0x00	Page Select Register
0	3	1	0x00	0x03	0x01	Reserved Register

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	3	2	0x00	0x03	0x02	Primary SAR ADC Control
0	3	3	0x00	0x03	0x03	Primary SAR ADC Conversion Mode
0	3	4-5	0x00	0x03	0x04-0x05	Reserved Registers
0	3	6	0x00	0x03	0x06	SAR Reference Control
0	3	7-8	0x00	0x03	0x07-0x08	Reserved Registers
0	3	9	0x00	0x03	0x09	SAR ADC Flags Register 1
0	3	10	0x00	0x03	0x0A	SAR ADC Flags Register 2
0	3	11-12	0x00	0x03	0x0B-0x0C	Reserved Registers
0	3	13	0x00	0x03	0x0D	SAR ADC Buffer Mode Control
0	3	14	0x00	0x03	0x0E	Reserved Register
0	3	15	0x00	0x03	0x0F	Scan Mode Timer Control
0	3	16	0x00	0x03	0x10	Reserved Register
0	3	17	0x00	0x03	0x11	SAR ADC Clock Control
0	3	18	0x00	0x03	0x12	SAR ADC Buffer Mode Data Read Control
0	3	19	0x00	0x03	0x13	SAR ADC Measurement Control
0	3	20	0x00	0x03	0x14	Reserved Register
0	3	21	0x00	0x03	0x15	SAR ADC Measurement Threshold Flags
0	3	22	0x00	0x03	0x16	IN1L Max Threshold Check Control 1
0	3	23	0x00	0x03	0x17	IN1L Max Threshold Check Control 2
0	3	24	0x00	0x03	0x18	IN1L Min Threshold Check Control 1
0	3	25	0x00	0x03	0x19	IN1L Min Threshold Check Control 2
0	3	26	0x00	0x03	0x1A	IN1R Max Threshold Check Control 1
0	3	27	0x00	0x03	0x1B	IN1R Max Threshold Check Control 2
0	3	28	0x00	0x03	0x1C	IN1R Min Threshold Check Control 1
0	3	29	0x00	0x03	0x1D	IN1R Min Threshold Check Control 2
0	3	30	0x00	0x03	0x1E	TEMP Max Threshold Check Control 1
0	3	31	0x00	0x03	0x1F	TEMP Max Threshold Check Control 2
0	3	32	0x00	0x03	0x20	TEMP Min Threshold Check Control 1
0	3	33	0x00	0x03	0x21	TEMP Min Threshold Check Control 2
0	3	34-53	0x00	0x03	0x22-0x35	Reserved Registers
0	3	54	0x00	0x03	0x36	IN1L Measurement Data (MSB)
0	3	55	0x00	0x03	0x37	IN1L Measurement Data (LSB)
0	3	56	0x00	0x03	0x38	IN1R Measurement Data (MSB)
0	3	57	0x00	0x03	0x39	IN1R Measurement Data (LSB)
0	3	58	0x00	0x03	0x3A	VBAT Measurement Data (MSB)
0	3	59	0x00	0x03	0x3B	VBAT Measurement Data (LSB)
0	3	60-65	0x00	0x03	0x3C-0x41	Reserved Registers
0	3	66	0x00	0x03	0x42	TEMP1 Measurement Data (MSB)
0	3	67	0x00	0x03	0x43	TEMP1 Measurement Data (LSB)
0	3	68	0x00	0x03	0x44	TEMP2 Measurement Data (MSB)
0	3	69	0x00	0x03	0x45	TEMP2 Measurement Data (LSB)

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	3	70-127	0x00	0x03	0x46-0x7F	Reserved Registers
0	4	0	0x00	0x04	0x00	Page Select Register
0	4	1	0x00	0x04	0x01	Audio Serial Interface 1, Audio Bus Format Control Register
0	4	2	0x00	0x04	0x02	Audio Serial Interface 1, Left Ch_Offset_1 Control Register
0	4	3	0x00	0x04	0x03	Audio Serial Interface 1, Right Ch_Offset_2 Control Register
0	4	4	0x00	0x04	0x04	Audio Serial Interface 1, Channel Setup Register
0	4	5-6	0x00	0x04	0x05-0x06	Reserved Registers
0	4	7	0x00	0x04	0x07	Audio Serial Interface 1, ADC Input Control
0	4	8	0x00	0x04	0x08	Audio Serial Interface 1, DAC Output Control
0	4	9	0x00	0x04	0x09	Audio Serial Interface 1, Control Register 9, ADC Slot Tristate Control
0	4	10	0x00	0x04	0x0A	Audio Serial Interface 1, WCLK and BCLK Control Register
0	4	11	0x00	0x04	0x0B	Audio Serial Interface 1, Bit Clock N Divider Input Control
0	4	12	0x00	0x04	0x0C	Audio Serial Interface 1, Bit Clock N Divider
0	4	13	0x00	0x04	0x0D	Audio Serial Interface 1, Word Clock N Divider
0	4	14	0x00	0x04	0x0E	Audio Serial Interface 1, BCLK and WCLK Output
0	4	15	0x00	0x04	0x0F	Audio Serial Interface 1, Data Output
0	4	16	0x00	0x04	0x10	Audio Serial Interface 1, ADC WCLK and BCLK Control
0	4	17	0x00	0x04	0x11	Audio Serial Interface 2, Audio Bus Format Control Register
0	4	18	0x00	0x04	0x12	Audio Serial Interface 2, Data Offset Control Register
0	4	19-22	0x00	0x04	0x13-0x16	Reserved Registers
0	4	23	0x00	0x04	0x17	Audio Serial Interface 2, ADC Input Control
0	4	24	0x00	0x04	0x18	Audio Serial Interface 2, DAC Output Control
0	4	25	0x00	0x04	0x19	Reserved Register
0	4	26	0x00	0x04	0x1A	Audio Serial Interface 2, WCLK and BCLK Control Register
0	4	27	0x00	0x04	0x1B	Audio Serial Interface 2, Bit Clock N Divider Input Control
0	4	28	0x00	0x04	0x1C	Audio Serial Interface 2, Bit Clock N Divider
0	4	29	0x00	0x04	0x1D	Audio Serial Interface 2, Word Clock N Divider
0	4	30	0x00	0x04	0x1E	Audio Serial Interface 2, BCLK and WCLK Output
0	4	31	0x00	0x04	0x1F	Audio Serial Interface 2, Data Output
0	4	32	0x00	0x04	0x20	Audio Serial Interface 2, ADC WCLK and BCLK Control
0	4	33	0x00	0x04	0x21	Audio Serial Interface 3, Audio Bus Format Control Register
0	4	34	0x00	0x04	0x22	Audio Serial Interface 3, Data Offset Control Register
0	4	35-38	0x00	0x04	0x23-0x26	Reserved Registers
0	4	39	0x00	0x04	0x27	Audio Serial Interface 3, ADC Input Control
0	4	40	0x00	0x04	0x28	Audio Serial Interface 3, DAC Output Control
0	4	41	0x00	0x04	0x29	Reserved Register
0	4	42	0x00	0x04	0x2A	Audio Serial Interface 3, WCLK and BCLK Control Register
0	4	43	0x00	0x04	0x2B	Audio Serial Interface 3, Bit Clock N Divider Input Control
0	4	44	0x00	0x04	0x2C	Audio Serial Interface 3, Bit Clock N Divider
0	4	45	0x00	0x04	0x2D	Audio Serial Interface 3, Word Clock N Divider
0	4	46	0x00	0x04	0x2E	Audio Serial Interface 3, BCLK and WCLK Output

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
0	4	47	0x00	0x04	0x2F	Audio Serial Interface 3, Data Output
0	4	48	0x00	0x04	0x30	Audio Serial Interface 3, ADC WCLK and BCLK Control
0	4	49-64	0x00	0x04	0x31-0x40	Reserved Registers
0	4	65	0x00	0x04	0x41	WCLK1 (Input/Output) Pin Control
0	4	66	0x00	0x04	0x42	Reserved Register
0	4	67	0x00	0x04	0x43	DOUT1 (Output) Pin Control
0	4	68	0x00	0x04	0x44	DIN1 (Input) Pin Control
0	4	69	0x00	0x04	0x45	WCLK2 (Input/Output) Pin Control
0	4	70	0x00	0x04	0x46	BCLK2 (Input/Output) Pin Control
0	4	71	0x00	0x04	0x47	DOUT2 (Output) Pin Control
0	4	72	0x00	0x04	0x48	DIN2 (Input) Pin Control
0	4	73	0x00	0x04	0x49	WCLK3 (Input/Output) Pin Control
0	4	74	0x00	0x04	0x4A	BCLK3 (Input/Output) Pin Control
0	4	75	0x00	0x04	0x4B	DOUT3 (Output) Pin Control
0	4	76	0x00	0x04	0x4C	DIN3 (Input) Pin Control
0	4	77-81	0x00	0x04	0x4D-0x51	Reserved Registers
0	4	82	0x00	0x04	0x52	MCLK2 (Input) Pin Control
0	4	83-85	0x00	0x04	0x53-0x55	Reserved Registers
0	4	86	0x00	0x04	0x56	GPIO1 (Input/Output) Pin Control
0	4	87	0x00	0x04	0x57	GPIO2 (Input/Output) Pin Control
0	4	88-90	0x00	0x04	0x58-0x5A	Reserved Registers
0	4	91	0x00	0x04	0x5B	GPI1 (Input) Pin Control
0	4	92	0x00	0x04	0x5C	GPI2 (Input) Pin Control
0	4	93-95	0x00	0x04	0x5D-0x5F	Reserved Registers
0	4	96	0x00	0x04	0x60	GPO1 (Output) Pin Control
0	4	97-100	0x00	0x04	0x61-0x64	Reserved Registers
0	4	101	0x00	0x04	0x65	Digital Microphone Input Pin Control
0	4	102-117	0x00	0x04	0x66-0x75	Reserved Registers
0	4	118	0x00	0x04	0x76	ADC/DAC Data Port Control
0	4	119	0x00	0x04	0x77	Digital Audio Engine Synchronization Control
0	4	120-127	0x00	0x04	0x78-0x7F	Reserved Registers
0	252	0	0x00	0xFC	0x00	Page Select Register
0	252	1	0x00	0xFC	0x01	SAR Buffer Mode Data (MSB) and Buffer Flags
0	252	2	0x00	0xFC	0x02	SAR Buffer Mode Data (LSB)
0	252	3-127	0x00	0xFC	0x03-0x7F	Reserved Registers
40	0	0	0x28	0x00	0x00	Page Select Register
40	0	1	0x28	0x00	0x01	ADC Adaptive CRAM Configuration Register

**Register Maps (接下页)**
**表 13. Summary of Register Map (接下页)**

DECIMAL			HEX			DESCRIPTION
BOOK NO.	PAGE NO.	REG. NO.	BOOK NO.	PAGE NO.	REG. NO.	
40	0	2-126	0x28	0x00	0x02-0x7E	Reserved Registers
40	0	127	0x28	0x00	0x7F	Book Selection Register
40	1-17	0	0x28	0x01-0x11	0x00	Page Select Register
40	1-17	1-7	0x28	0x01-0x11	0x01-0x07	Reserved Registers
40	1-17	8-127	0x28	0x01-0x11	0x08-0x7F	ADC Adaptive Coefficients C(0:509)
40	18	0	0x28	0x12	0x00	Page Select Register
40	18	1-7	0x28	0x12	0x01-0x07	Reserved Registers
40	18	8-15	0x28	0x12	0x08-0x0F	ADC Adaptive Coefficients C(510:511)
40	18	16-127	0x28	0x12	0x10-0x7F	Reserved Registers
80	0	0	0x50	0x00	0x00	Page Select Register
80	0	1	0x50	0x00	0x01	DAC Adaptive Coefficient Bank Configuration Register
80	0	2-126	0x50	0x00	0x02-0x7E	Reserved Registers
80	0	127	0x50	0x00	0x7F	Book Selection Register
80	1-17	0	0x50	0x01-0x11	0x00	Page Select Register
80	1-17	1-7	0x50	0x01-0x11	0x01-0x07	Reserved Registers
80	1-17	8-127	0x50	0x01-0x11	0x08-0x7F	DAC Adaptive Coefficient Bank C(0:509)
80	18	0	0x50	0x12	0x00	Page Select Register
80	18	1-7	0x50	0x12	0x01-0x07	Reserved Registers
80	18	8-15	0x50	0x12	0x08-0x0F	DAC Adaptive Coefficient Bank C(510:511)
80	18	16-127	0x50	0x12	0x10-0x7F	Reserved Registers

## 11 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 11.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases.

Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in all available modes of operation. Additionally, some of the application circuits are available as reference designs and can be found on the TI website. Also see the [TLV320AIC3212 product page](#) for information on ordering the EVM. Not all configurations are available as reference designs; however, any design variation can be supported by TI through schematic and layout reviews. Visit [support.ti.com](http://support.ti.com) for additional design assistance. Also, join the audio converters discussion forum at <http://e2e.ti.com>.

### 11.2 Typical Application

Figure 33 shows a typical circuit configuration for a system utilizing TLV320AIC3212. Note that while this circuit configuration shows all three Audio Serial Interfaces connected to a single Host Processor, it is also quite common for these Audio Serial Interfaces to connect to separate devices (for example, Host Processor on Audio Serial Interface number 1, and modems and/or Bluetooth devices on the other audio serial interfaces).




图 33. Typical Circuit Configuration



## Typical Application (接下页)

### 11.2.1 Design Requirements

This section gives the power-consumption values for various PowerTune modes. All measurements were taken with the PLL turned off and the ADC configured for single-ended input.

**表 14. ADC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx\_18 = 1.8 V<sup>(1)</sup>**

	DEVICE COMMON MODE SETTING = 0.75 V				DEVICE COMMON MODE SETTING = 0.9 V				UNIT
	PTM_R1	PTM_R2	PTM_R3	PTM_R4	PTM_R1	PTM_R2	PTM_R3	PTM_R4	
0 dB full scale	X	375	375	375	X	500	500	500	mV <sub>RMS</sub>
Maximum allowed input level w.r.t. 0 dB full scale	X	-12	0	0	X	-12	0	0	dB full scale
Effective SNR w.r.t. maximum allowed input level	X	78.2	91.2	91	X	79.5	93.1	93	dB
Power consumption	X	12.3	14.6	18.8	X	12.3	14.6	18.8	mW

(1) AOSR = 128, Processing Block = PRB\_R1 (Decimation Filter A)

**表 15. Alternative Processing Blocks**

PROCESSING BLOCK	FILTER	ESTIMATED POWER CHANGE (mW)
PRB_R2	A	+1.2
PRB_R3	A	+0.8

**表 16. ADC, Stereo, 48 kHz, Lowest Power Consumption<sup>(1)</sup>**

	PTM_R1 CM = 0.75 V AVdd = 1.5 V	PTM_R3 CM = 0.9 V AVdd = 1.8 V	UNIT
0 dB full scale	375	500	mV <sub>RMS</sub>
Maximum allowed input level w.r.t. 0 dB full scale	-2	0	dB full scale
Effective SNR w.r.t. maximum allowed input level	85.9	90.8	dB
Power consumption	5.6	9.5	mW

(1) AOSR = 64, Processing Block = PRB\_R7 (Decimation Filter B), DVdd = 1.26 V

**表 17. Alternative Processing Blocks**

PROCESSING BLOCK	FILTER	ESTIMATED POWER CHANGE (mW)
PRB_R8	B	+0.4
PRB_R9	B	+0.2
PRB_R1	A	+1.2
PRB_R2	A	+1.8
PRB_R3	A	+1.6

**表 18. DAC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx\_18 = 1.8 V<sup>(1)</sup>**

	DEVICE COMMON MODE SETTING = 0.75 V				DEVICE COMMON MODE SETTING = 0.9 V				UNIT	
	PTM_P1	PTM_P2	PTM_P3	PTM_P4	PTM_P1	PTM_P2	PTM_P3	PTM_P4		
0 dB full scale	75	225	375	375	100	300	500	500	mV <sub>RMS</sub>	
Line out	Effective SNR w.r.t. 0 dB full scale	89.5	96.3	99.3	99.2	91.7	98.4	101.2	101.2	dB
	Power consumption	11.3	11.9	12.4	12.4	11.5	12.2	12.9	12.9	mW

(1) DOSR = 128, Processing Block = PRB\_P8 (Interpolation Filter B)

**表 19. Alternative Processing Blocks**

PROCESSING BLOCK	FILTER	ESTIMATED POWER CHANGE (mW)
PRB_P1	A	-0.1
PRB_P2	A	+2.6
PRB_P3	A	+1.1
PRB_P7	B	-2.8
PRB_P9	B	-1.7
PRB_P10	B	+0.6
PRB_P11	B	-1.2
PRB_P23	A	-0.1
PRB_P24	A	+2.8
PRB_P25	A	+3.6

**表 20. DAC, Stereo, 48 kHz, Lowest Power Consumption<sup>(1)</sup>**

		CM = 0.75 V AVdd = 1.5 V PRB_P26 PTM_P1	CM = 0.9 V AVdd = 1.8 V PRB_P26 PTM_P1	CM = 0.75 V AVdd = 1.5 V PRB_P7 PTM_P4	UNIT
0 dB full scale		75	100	375	mV <sub>RMS</sub>
Line out	Effective SNR w.r.t. 0 dB full scale	88.6	90.7	99.2	dB
	Power consumption	2.7	3.3	5.2	mW

(1) DOSR = 64, Interpolation Filter D, DVdd = 1.26 V

**表 21. Alternative Processing Blocks**

PROCESSING BLOCK	FILTER	ESTIMATED POWER CHANGE (mW) <sup>(1)</sup>
PRB_P1	A	+3.1
PRB_P2	A	+4.4
PRB_P3	A	+3.6
PRB_P7	B	+1.7
PRB_P9	B	+2.3
PRB_P10	B	+3.4
PRB_P11	B	+2.5
PRB_P23	A	+3.1
PRB_P24	A	+4.5
PRB_P25	A	+4.8

(1) Estimated power change is w.r.t. PRB\_P26.

For more possible configurations and measurements, please consult the *TLV320AIC3212 Application Reference Guide*.

## 11.2.2 Detailed Design Procedure

For more detailed information see the *TLV320AIC3212 Application Reference Guide*, [SLAU360](#).

### 11.2.2.1 Charge Pump Flying and Holding Capacitor

The TLV320AIC3212 features a built in charge-pump to generate a negative supply rail, VNEG from CPVDD\_18. The negative voltage is used by the headphone amplifier to enable driving the output signal biased around ground potential. For proper operation of the charge pump and headphone amplifier, it is recommended that the flying capacitor connected between CPFPC and CPFPCM terminals and the holding capacitor connected between VNEG and ground be of X7R type. It is recommended to use 2.2μF as capacitor value. Failure to use X7R type capacitor can result in degraded performance of charge pump and headphone amplifier.



### 11.2.2.2 Reference Filtering Capacitor

The TLV320AIC3212 has a built-in bandgap used to generate reference voltages and currents for the device. To achieve high SNR, the reference voltage on VREF\_AUDIO should be filtered using a 10µF capacitor from VREF\_AUDIO terminal to ground.

### 11.2.2.3 MICBIAS

TLV320AIC3212 has a built-in bias voltage output for biasing of microphones. No intentional capacitors should be connected directly to the MICBIAS output for filtering.

## 11.2.3 Application Curves



## 12 Power Supply Recommendations

The TLV320AIC3212 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input, receiver driver, charge-pump input, headphone driver, and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 V to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The analog core voltages (AVDD1\_18, AVDD2\_18, AVDD4\_18, and AVDD\_18) can range from 1.5 V to 1.95 V. The microphone bias (AVDD3\_33) and receiver driver supply (RECVDD\_33) voltages can range from 1.65 V to 3.6 V. The charge-pump input voltage (CPVDD\_18) can range from 1.26 V to 1.95 V, and the headphone driver supply (HVDD\_18) voltage can range from 1.5 V to 1.95 V. The speaker driver voltages (SLVDD, SRVDD, and SPK\_V) can range from 2.7 V to 5.5 V.

For more detailed information see the *Application Reference Guide*, [SLAU360](#).

## 13 Layout

### 13.1 Layout Guidelines

Each system design and PCB layout is unique. The layout should be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize TLV320AIC3212 performance:

- The decoupling capacitors for the power supplies should be placed close to the device terminals. [图 33](#) shows the recommended decoupling capacitors for the TLV320AIC3212.
- Place the flying capacitor between CPFCP and CPFCM near the device terminals, with minimal VIAS in the trace between the device terminals and the capacitor. Similarly, keep the decoupling capacitor on VNEG near the device terminal with minimal VIAS in the trace between the device terminal, capacitor, and PCB ground.
- TLV320AIC3212 internal voltage references must be filtered using external capacitors. Place the filter capacitors on VREF\_SAR and VREF\_AUDIO near the device terminals for optimal performance.
- For analog differential audio signals, the signals should be routed differentially on the PCB for better noise immunity. Avoid crossing of digital and analog signals to avoid undesirable crosstalk.
- Analog, speaker and digital grounds should be separated to prevent possible digital noise from affecting the analog performance of the board.

### 13.2 Layout Examples

图 36, 图 37, and 图 38 show some recommendations that must be followed to ensure the best performance of the device. See the *TLV320AIC3212EVM (SLAU435)* for details.




图 36. Ground Layer

Layout Examples (接下页)




图 37. I/O Layer

Layout Examples (接下页)




图 38. Power Layer

## 14 器件和文档支持

### 14.1 文档支持

#### 14.1.1 相关文档

相关文档如下：

- 《应用参考指南》， [SLAU360](#)
- 《TLV320AIC3212EVM-U 评估模块》， [SLAU435](#)

### 14.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 14.3 商标

DirectPath, PowerTune, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 14.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 14.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV320AIC3212IYZFR	ACTIVE	DSBGA	YZF	81	2500	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AIC3212	<a href="#">Samples</a>
TLV320AIC3212IYZFT	ACTIVE	DSBGA	YZF	81	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AIC3212	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV320AIC3212IYZFR	DSBGA	YZF	81	2500	330.0	12.4	5.04	5.07	0.75	8.0	12.0	Q1
TLV320AIC3212IYZFT	DSBGA	YZF	81	250	330.0	12.4	5.04	5.07	0.75	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV320AIC3212IYZFR	DSBGA	YZF	81	2500	335.0	335.0	25.0
TLV320AIC3212IYZFT	DSBGA	YZF	81	250	335.0	335.0	25.0

YZF (R-XBGA-N81)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司