TLC3545
- 200-KSPS Sampling Rate
- Built-In Conversion Clock
- INL: ±1 LSB Max
DNL: ±1 LSB Max - SINAD = 81.5 dB, SFDR = 95 dB
THD = 94 dB at 15 kHz fin, 200 KSPS - SPI/DSP-Compatible Serial Interfaces With SCLK Input up to 15 MHz
- Single 5-V Supply
- Rail-to-Rail Analog Input With 500 kHz BW
- Two Input Options Available:
- TLC3541 – Single Channel Input
- TLC3545 – Single Channel, Pseudo-Differential Input
- (TLC3541) Optimized DSP Interface – Requires FS Input Only
- Low Power With Auto-Power Down
- Operating Current: 3.5 mA
- Auto-Powerdown Current: 5 uA
- Pin Compatible 12-/14-/16-Bit Family in 8-Pin SOIC and MSOP Packages
- APPLICATIONS
- ATE System
- Industrial Process Control
- Measurement
- Motor Control
The TLC3541 and TLC3545 are a family of high performance, 14-bit, low power, miniature CMOS analog-to-digital converters (ADCs). These devices operate from a single 5-V supply. Devices are available with single, dual, or single pseudo-differential inputs. All of these devices have a chip select (CS)\, serial clock (SCLK), and serial data output (SDO) that provides a direct 3-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync signal (FS) is used to indicate the start of a serial data frame on either pin 1 (CS)\ or pin 7 (FS) for the TLC3541. The TLC3545 ADC connects to the DSP via pin 1 only (CS)\.
The TLC3541 and TLC3545 are designed to operate with low power consumption. The power saving feature is further enhanced with an auto-power down mode. This product family features a high-speed serial link to modern host processors with an external SCLK up to 15 MHz. Both families use a built-in oscillator as the conversion clock, providing a 2.67 us maximum conversion time.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | 5-V, Low Power, 14-Bit, 200 KSPS, Serial ADC with Auto-Power Down 数据表 | 2001年 5月 23日 | |||
电子书 | Best of Baker's Best: Precision Data Converters -- SAR ADCs | 2015年 5月 21日 | ||||
应用手册 | Determining Minimum Acquisition Times for SAR ADCs, part 2 | 2011年 3月 17日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
5-6KINTERFACE — 5-6K 接口评估模块
The interface board consists of two signal conditioning sites, two serial EVM sites, and a parallel EVM site. Regardless of the interface type, all EVMs compatible with the 5-6K Interface Board have a standard analog interface and standard power connector. Three position screw terminals J1 and (...)
ANALOG-ENGINEER-CALC — 模拟工程师计算器
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模拟仿真程序
TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。
TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表
需要 HSpice (...)
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
VSSOP (DGK) | 8 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。